From patchwork Mon Sep 21 15:37:58 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Junhui Liu X-Patchwork-Id: 393 Return-Path: X-Original-To: noreply@patchwork.local Delivered-To: noreply@patchwork.local Received: from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74]) by mxe881.netcup.net (Postfix) with ESMTPS id E0D321C321B for ; Mon, 21 Sep 2026 17:49:03 +0200 (CEST) Authentication-Results: mxe881; dkim=pass header.d=pigmoral.tech; spf=pass (sender IP is 172.232.135.74) smtp.mailfrom=linux-sunxi+bounces-26079-noreply=patchwork.local@lists.linux.dev smtp.helo=sto.lore.kernel.org Received-SPF: pass (mxe881: domain of lists.linux.dev designates 172.232.135.74 as permitted sender) client-ip=172.232.135.74; envelope-from=linux-sunxi+bounces-26079-noreply=patchwork.local@lists.linux.dev; helo=sto.lore.kernel.org; Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1]) by sto.lore.kernel.org (Postfix) with ESMTP id 2810861113C for ; Mon, 21 Sep 2026 15:41:40 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id A66844A7C9E; Mon, 21 Sep 2026 15:39:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b="ZAXkjGn+" X-Original-To: linux-sunxi@lists.linux.dev Received: from sender4-op-o15.zoho.com (sender4-op-o15.zoho.com [136.143.188.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 452574C9DEE for ; Mon, 21 Sep 2026 15:39:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=136.143.188.15 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790005169; cv=pass; b=RRqqBB0uAKtkBU/wvi2+MXCOFuNSVQq+sFNNXLqAcz7S3GsRcY8rCWhrjRFVPhdXOVcZmgPFIXmW7GjsEdQ6o4JcXGwvvDu04FmajJq+pK9ywgyTJnZMZh+m8taDnjuYyTrCWC7x4v3qpvPq/k72IGVQXSg/GCw6ykDhk6VvtKU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790005169; c=relaxed/simple; bh=xPqtt4Y27/A6I22jOVVgdxx5STBSaUOlB7hM2ytzsNc=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=YVCg2BfRo/Zkkdf6LKkxiMDFKqqswmg3/q8oSTZWcYxjaSGmtRs3sTV5eW5/To9RK4JhmZqNBLHOCqTY+NvsdGvNbgwflRUAQ49rRmat5tBKyYRmAmRPGjKEttJaaasnrB18DGq1G+PI8OquxYlO8UzxqrR51G5jaOQYz6iEC2Q= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech; spf=pass smtp.mailfrom=pigmoral.tech; dkim=pass (1024-bit key) header.d=pigmoral.tech header.i=junhui.liu@pigmoral.tech header.b=ZAXkjGn+; arc=pass smtp.client-ip=136.143.188.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=pigmoral.tech Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pigmoral.tech ARC-Seal: i=1; a=rsa-sha256; t=1790005138; cv=none; d=zohomail.com; s=zohoarc; b=DM22Q4L7fTdn9aRDm2/lVkwtzCkgmWQ7zKUEcemjiEUdIg6pmxcg7CMjVB+m5T1B/ZpL4y8aKBq4EqNd9Iqo0REQZz75wqliu1OV2HlSgGkBCSbjRtjMzZR9XxhnpqicxGA/EjOjmW8lJMyMbpNBQwMPHS5JVBli4I8odca9sPk= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1790005138; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:MIME-Version:Message-ID:Subject:Subject:To:To:Message-Id:Reply-To; bh=waX7gSuoELYg8dj5wYlyPglljpLDMxvzm6cH/Hs1p9s=; b=HdYxw61fPPSFvUcaPF7lAOdqbC3OqTIZNA1Q0c/zPBPv/TVcv0Xpci0sacNxJlijdTNXvZqyt0wWVg1Xktr0h0b/5PwDdzaGWtQY7okkKgxv4GW1oefyPoxy2r5uK+XnusgvEvRgEL8lnJtBmxx9BvHVbdxATEIYJwmtlFO57K8= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=pigmoral.tech; spf=pass smtp.mailfrom=junhui.liu@pigmoral.tech; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1790005138; s=zmail; d=pigmoral.tech; i=junhui.liu@pigmoral.tech; h=From:From:Subject:Subject:Date:Date:Message-Id:Message-Id:MIME-Version:Content-Type:Content-Transfer-Encoding:To:To:Cc:Cc:Reply-To; bh=waX7gSuoELYg8dj5wYlyPglljpLDMxvzm6cH/Hs1p9s=; b=ZAXkjGn+YlZPSoDO4iguBidh6f1lT3vlb+1uDaENs/F/G2h71FAvyx3/aw8P6tR1 P7la7D90TZPy9o0hAASlJILa+TzJBDB5ZQUj+pl+X78w9ViUduhdyZ40ipCB1+joi3A tgqX2/hrammTGY5UFosiQsuNaeXqOUX/j2r1sqU8= Received: by smtp.zohomail.com with SMTPS id 1790005136630103.40203631844861; Mon, 21 Sep 2026 08:38:56 -0700 (PDT) From: Junhui Liu Subject: [PATCH v4 0/8] clk: sunxi-ng: Add support for Allwinner A733 CCU and PRCM Date: Mon, 21 Sep 2026 23:37:58 +0800 Message-Id: <20260921-a733-clk-v4-0-9c184ebe9ac1@pigmoral.tech> Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAAAAAAAC/22QS2rDMBRFt2I0roJ+tixTQvZROpCfn2LR+FPJM Skhe69sF5yWTgRX6Bxx751EDB4jqbI7CTj76Ic+BfWSEWhtf0bqm5SJYKJg6aBWS0nh8kFZoxw wZo0zQNLzMaDzt1X19p5y6+M0hK/VPPPldpNIznbJzCmjsqgVmloolevT6M/dEOzlMCG0ZBHNY oc150+wSLDRquFlCTUy+A+WO2xY/gTLBOfMCVk6aUCXf+HH1ing5zWtMm3FSIcx2nWVKnv9sRY 0XvubX7X9QMetFdQNCg7GYWF+u4/LXLWNSGHoOj9V2awPkgbg6dfHN13ULbOTAQAA X-Change-ID: 20260202-a733-clk-0d4fc00a9f9c To: Stephen Boyd , Brian Masney , Jerome Brunet , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Philipp Zabel , Junhui Liu , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Richard Cochran Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, netdev@vger.kernel.org, Jerome Brunet , Enzo Adriano , Andre Przywara , Krzysztof Kozlowski X-Mailer: b4 0.16.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=6077; i=junhui.liu@pigmoral.tech; h=from:subject:message-id; bh=xPqtt4Y27/A6I22jOVVgdxx5STBSaUOlB7hM2ytzsNc=; b=owGbwMvMwCWWvDb1VEXc8j+Mp9WSGLI2+qeffn9Yd9+7/Yd1Dl/dpxozP0YiaWdfYpt53fvru 9hZbrpydJSwMIhxMciKKbJw+Yv/s9bh+XZEoPU+zBxWJpAhDFycAjCRnc8ZGS7ct38UIihmKO3s uLJ00bV4gfPOTVVLOyatsrXbr1C/I4Lhq8CefQHFfeWfAhKmaejLmLCZRdrF8v7SvVJQvfRriSA HAA== X-Developer-Key: i=junhui.liu@pigmoral.tech; a=openpgp; fpr=15B30CC69C4BF0CC3C08F85A2A90CDC122DF37BF X-ZohoMailClient: External X-MORS-Enabled: yes X-MORS-DOMAIN: patchwork.local X-MORS-HOSTING: hosting172546 X-MORS-USER: hosting172546 X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= Add support for the main CCU and the PRCM module (R-CCU) found in the Allwinner A733 SoC. The clock architecture is derived from the previous A523 design, with the MCU_CCU removed and the clock tree extended for the additional functional blocks found on the A733. The A733 introduces a "pll-ref" clock that normalizes the physical oscillator frequency, which can be 19.2MHz, 24MHz, or 26MHz, into a consistent 24MHz reference for the PLL clock tree. The peripheral, video, and DE PLLs provide multiple independently gated outputs with programmable dividers. Model these outputs as separate divider-and-gate child clocks. Also follow the documented hierarchy for the derived peripheral PLL outputs. The explicitly named PLL_AUDIO1 /2 and /5 outputs are modeled as fixed-factor clocks, with their divider fields initialized accordingly. Also extend the sunxi-ng SDM (Sigma-Delta Modulation) support for the dual-pattern register layout used by the A733 PLLs. PLL_AUDIO0 uses the dual-pattern SDM support to synthesize its fractional output. PLL_AUDIO1 does not expose fractional rates, but its SDM controls are modeled so that stale settings left by firmware can be disabled when an integer rate is programmed. The actual parents of a small number of bus gates are not documented in the user manual. Follow the vendor BSP and keep these gates parented to "hosc" until more complete hardware information is available. This series depends on the A523 single-divider clock fixes [1], which add feature support to the M-only clock macro used by the MBUS and DRAM0 clocks. The prerequisite series has been applied to the sunxi/clk-for-7.4 branch. Link: https://patch.msgid.link/20260906-sunxi-clk-no-p-v1-0-cbde21c9fe69@pigmoral.tech [1] Signed-off-by: Junhui Liu --- Changes in v4: - Model the MBUS and DRAM0 clocks as M-only clocks - Base the series on the A523 single-divider clock fixes - Link to v3: https://patch.msgid.link/20260905-a733-clk-v3-0-50f238f39c78@pigmoral.tech Changes in v3: - Patch 1: Rename the clock/reset binding headers with the allwinner vendor prefix, use BSD-2-Clause for their dual license, and reorder the binding properties according to the preferred schema layout - Patches 1 and 4: Drop the undocumented 12X suffix from the video and DE PLL core clock names and binding IDs - Patch 2: Require all PAT1 enable bits to be set when checking whether SDM is enabled - Patch 4: Model the independently gated peripheral, video, and DE PLL outputs as programmable-divider child clocks - Patch 4: Follow the documented hierarchy for the derived peripheral PLL outputs - Patch 4: Model the explicitly named PLL_AUDIO1 /2 and /5 outputs as fixed-factor clocks and initialize their divider fields accordingly - Patch 4: Model the PLL_AUDIO1 SDM controls so stale firmware settings are disabled when an integer rate is programmed - Patch 4: Add the missing module device table and remove an unused include - Patch 6: Replace the MP helpers used by timer clocks, which have no M divider, with the corresponding P-only helpers - Patch 7: Document the unresolved parents of bus gates kept on hosc and fix the APB/AHB IOMMU1 system clock names - Patches 3 and 8: Make the reset maps const - Link to v2: https://patch.msgid.link/20260711-a733-clk-v2-0-974d188cbe0c@pigmoral.tech Changes in v2: - Rework the clocks property in DT bindings to source hosc directly from the oscillator to adapt to the new RTC binding - Clean up the SDM dual-pattern helper macro and add the missing enable parameter for pll-audio0 - Number single-instance clocks with 0, e.g. GPU0, VE_ENC0/VE_DEC0, DRAM0, NAND0, GPADC0, THS0, etc - Correct 8x PLL post-divider names to 12x for video and DE PLLs (pll-videoX-12x, pll-de-12x) - Drop gic, cpu-peri, nsi clocks - Rename clocks: OWA -> SPDIF, USB_REF -> USB01_REF, HDMI_ESM -> HDCP_ESM, PWMCTRL -> PWM - Mark bus-dram0, ahb-store and mbus-store critical to avoid DMA, MMC and SPI NOR failures when unused clocks are disabled - Switch PRCM timer clocks to P-only helpers - Fix bus gate bit positions for UARTs and correct the sysdap register address - Interleave bus clocks into function clocks - Link to v1: https://lore.kernel.org/r/20260310-a733-clk-v1-0-36b4e9b24457@pigmoral.tech --- Junhui Liu (8): dt-bindings: clk: sun60i-a733-ccu: Add Allwinner A733 support clk: sunxi-ng: sdm: Add dual patterns support clk: sunxi-ng: a733: Add PRCM CCU clk: sunxi-ng: a733: Add PLL clocks support clk: sunxi-ng: a733: Add bus clocks support clk: sunxi-ng: a733: Add mod clocks support clk: sunxi-ng: a733: Add bus clock gates clk: sunxi-ng: a733: Add reset lines .../bindings/clock/allwinner,sun60i-a733-ccu.yaml | 107 + drivers/clk/sunxi-ng/Kconfig | 10 + drivers/clk/sunxi-ng/Makefile | 4 + drivers/clk/sunxi-ng/ccu-sun60i-a733-r.c | 273 +++ drivers/clk/sunxi-ng/ccu-sun60i-a733.c | 2391 ++++++++++++++++++++ drivers/clk/sunxi-ng/ccu_sdm.c | 52 +- drivers/clk/sunxi-ng/ccu_sdm.h | 29 +- .../dt-bindings/clock/allwinner,sun60i-a733-ccu.h | 290 +++ .../clock/allwinner,sun60i-a733-r-ccu.h | 39 + .../dt-bindings/reset/allwinner,sun60i-a733-ccu.h | 129 ++ .../reset/allwinner,sun60i-a733-r-ccu.h | 23 + 11 files changed, 3321 insertions(+), 26 deletions(-) --- base-commit: e5e04726cdd043e309677071ab1b65a4b18f422b change-id: 20260202-a733-clk-0d4fc00a9f9c prerequisite-message-id: <20260906-sunxi-clk-no-p-v1-0-cbde21c9fe69@pigmoral.tech> prerequisite-patch-id: 0df2ae41836b86fd868dfa01ddfde57f888f761a prerequisite-patch-id: 88f3a431e7c551a9fa732f062188f10fdd362eeb prerequisite-patch-id: 3e88bc873c909059d1199f82cda4013765e7a5e5 prerequisite-patch-id: 0dbc27cd7417352319a0705a051dff35085e8922 Best regards, -- Junhui Liu