From patchwork Sun May 17 23:41:30 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 2291 Return-Path: X-Original-To: noreply@patchwork.local Delivered-To: noreply@patchwork.local Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10]) by mxe881.netcup.net (Postfix) with ESMTPS id BD94C1C07A8 for ; Mon, 18 May 2026 01:43:43 +0200 (CEST) Authentication-Results: mxe881; dkim=pass header.d=gmail.com; spf=pass (sender IP is 172.234.253.10) smtp.mailfrom=linux-sunxi+bounces-23443-noreply=patchwork.local@lists.linux.dev smtp.helo=sea.lore.kernel.org Received-SPF: pass (mxe881: domain of lists.linux.dev designates 172.234.253.10 as permitted sender) client-ip=172.234.253.10; envelope-from=linux-sunxi+bounces-23443-noreply=patchwork.local@lists.linux.dev; helo=sea.lore.kernel.org; Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1]) by sea.lore.kernel.org (Postfix) with ESMTP id 6BB0B3037690 for ; Sun, 17 May 2026 23:41:34 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3A2383D6CBB; Sun, 17 May 2026 23:41:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="iDSsC6M3" X-Original-To: linux-sunxi@lists.linux.dev Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 562B035E1CE for ; Sun, 17 May 2026 23:41:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779061294; cv=none; b=Bk9XlfjUXMYlfLdoM8XrNBkLLDlqIcaT74OxA6DQKDvUK25Ck0/4xHHiFIN2A/mjSArgm4LeltKpXel0nad6BzzCTQLXIzFdNraHRRLibfoFo8xMgFm8DMdbteV7I8x6uT51ptDBIWar4HbX5ztC0TB/6W9Q4Let8OYtSUJOwEo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779061294; c=relaxed/simple; bh=losbQP7SnYFSHNyvWAL4UjhRq004xmhVSpcDRWEiZtI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KpIecilflG5K7O7VFzyaTOfSxx455tka20yR8E47qbmtbwY7yQ/YzLUk8GRAowmW86Yda7XVW+aAj7a0y2uboOY/GCp10FJSh1NGW7n3dqMLlGKCWT4USZ0UY+4XO1VzlU53DORegDEEuq9pA50IlspgkatZbsYPuniWUPu2/EY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=iDSsC6M3; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-44509921fbcso837268f8f.3 for ; Sun, 17 May 2026 16:41:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1779061289; x=1779666089; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fFyTUV5qSwhcP4cHRwWHRhxUEjwBT6HTiMD3Yo05mu4=; b=iDSsC6M3RnvTeqWfvKB28lfCM8Wew1iVD1WsV0qb7Ol6GmWVp5dVGmbrlVFzuHL22L FzmQ1Yq68hSvPbT6pzFjVnnUzcI8GXSLLGU3nAeN8nOP5wGXk6Q7BU4zGoI6BkxS6AD3 RC5HK+hfvNaDmdkCuG+vSWRWZibt0I37tV3c6x/jGiJzrAww4bJUOKo0jbw1fnK6igc7 /bDPEhqT/ZVi3dBcAu40eJRi4egN5HWbmVG8K3jg94Np4dXvwSkJIq1YJJeT1pO0/Nv+ RuNle09H1zNk9sqodXzIQYJtAnk/fAWnogvR+D1KnIlvKFnakQTzSetaO7NdCW2U2Wg1 sjYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779061289; x=1779666089; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=fFyTUV5qSwhcP4cHRwWHRhxUEjwBT6HTiMD3Yo05mu4=; b=iZf/yLdw5H7Ik8vDAxpAKfyRU/hnKkRIDF4BrwyjRGftbbC7PSc8LlyWxse4XXqr2v grn0Y//bJ/8M+FC2TC2Dc5uDcXedkTxifF0sjTp5AVnBlt2xgRcU6+k/CHG66aQnJCEY 96gIWBl29KqaIQwEcTYeG//v1lpGHvHxCSHrNCM85snX33zzvtUhQtAK75Z4MOQyeyTz cfvlYQaEXqRtjDX0b4ZVftoIVEzwTbVeBLsyOxCfbpUWfkioP/ti6CuYtCsoTrDp35Y4 yKZrQ+uznsq2KUVonYmubxUQffpWa8uoBx3+hs1O/VHSQC+fZWyn+HKPR4HRs+3GlmQh t7CQ== X-Gm-Message-State: AOJu0YxnY1ZPJx6pZ2yKFnTU5RRmQJxOdXs/yrI/cTdg1enX5pD/iI1J Dy9T7RQKTXsX9pQsA57IeH+NKeqUZfOKRFwfsGNhu3KY656i7ntPRzEPBGDm2SwI X-Gm-Gg: Acq92OExBp/y5BDcUDa053UXbrrSfq9EcFsduFu5rhw8hMiZTbANoL5SsYjdT92k27M mlEbBWqgPcsdqOUa0ZlzeU573ylH6uHD4+gVjmMnr/eNaLMAGlOJOj7zpGT8Q1AudphgcIFNAzM WEe+BTOGXlCHa9vpy01tXlotAgHWk4uUtF6uE7ngxN2SMN2/JDVEvGmivdtu8utsjvG64WecdRP 250YURzsoUAwYkn5+bQ8DZ0hdNpdmO5MihB8gpYQ/q+qqhEBKpWWltprtRWBAINlDrx5QLTzLUJ MJtjFt+cSx4Mpq9XlAs+a5CMZKDlf/rPKbIqIYMdo76DdEJdlzWbxjmyQideosEYaPXAjAx3sv6 /XcAGen7LJua3UVKCgFTcDcd3JrdVdwPykFAjqhast503d79UahMEOqwjPKjO9gKF5Yed24Pb3I ULVuttYcPcSRFah4JFSP3RTGDeqBuouhoncgTcOBXuWeG5aV3fYz3jzkj93J7HTfwjFdUEacGGV ACy8OMMBfmiZrTGJa7nkA== X-Received: by 2002:a05:6000:24c9:b0:43c:ffee:ee94 with SMTP id ffacd0b85a97d-45e5c5a0198mr20713409f8f.11.1779061288817; Sun, 17 May 2026 16:41:28 -0700 (PDT) Received: from localhost.localdomain (72.92.4.85.dynamic.cust.swisscom.net. [85.4.92.72]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-45da15a562dsm32845129f8f.33.2026.05.17.16.41.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 17 May 2026 16:41:27 -0700 (PDT) From: Alexander Sverdlin To: linux-sunxi@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Andre Przywara , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 4/5] arm64: dts: allwinner: A133: add support for Baijie Helper A133 board Date: Mon, 18 May 2026 01:41:30 +0200 Message-ID: <20260517234134.2737320-5-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260517234134.2737320-1-alexander.sverdlin@gmail.com> References: <20260517234134.2737320-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Rspamd-Server: rspamd-worker-8404 X-Spamd-Result: default: False [-0.66 / 15.00]; BAYES_HAM(-5.50)[100.00%]; RBL_SENDERSCORE(2.00)[172.234.253.10:from]; SUSPICIOUS_RECIPS(1.50)[]; DMARC_POLICY_SOFTFAIL(1.00)[gmail.com : SPF not aligned (relaxed), No valid DKIM,none]; R_MISSING_CHARSET(0.50)[]; MAILLIST(-0.15)[generic]; MIME_GOOD(-0.10)[text/plain]; BAD_REP_POLICIES(0.10)[]; HAS_LIST_UNSUB(-0.01)[]; TAGGED_RCPT(0.00)[dt]; RCPT_COUNT_TWELVE(0.00)[12]; DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,0.0.0.34:email]; FORGED_SENDER_MAILLIST(0.00)[]; DBL_PROHIBIT(0.00)[0.0.0.1:email]; FREEMAIL_CC(0.00)[gmail.com,kernel.org,sholland.org,arm.com,vger.kernel.org,lists.infradead.org]; FUZZY_BLOCKED(0.00)[rspamd.com]; PRECEDENCE_BULK(0.00)[]; FROM_HAS_DN(0.00)[]; RCVD_COUNT_FIVE(0.00)[6]; R_SPF_ALLOW(0.00)[+ip4:172.234.253.10]; FORGED_RECIPIENTS_MAILLIST(0.00)[]; FREEMAIL_FROM(0.00)[gmail.com]; TO_DN_SOME(0.00)[]; ARC_ALLOW(0.00)[subspace.kernel.org:s=arc-20240116:i=1]; MIME_TRACE(0.00)[0:+]; MID_RHS_MATCH_FROM(0.00)[]; FROM_NEQ_ENVFROM(0.00)[alexandersverdlin@gmail.com,linux-sunxi@lists.linux.dev]; RCVD_TLS_LAST(0.00)[]; ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG]; TAGGED_FROM(0.00)[bounces-23443-noreply=patchwork.local]; RCVD_VIA_SMTP_AUTH(0.00)[] X-Rspamd-Queue-Id: BD94C1C07A8 X-MORS-Enabled: yes X-MORS-DOMAIN: patchwork.local X-MORS-HOSTING: hosting172546 X-MORS-USER: hosting172546 X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= Baijie Helper A133 board is a development board around Baijie A133 Core SBC. Features: - 1/2/4GiB LPDDR4 DRAM - 8/16/32GiB eMMC - AXP707 PMIC - USB-C OTG port in peripheral mode (via onboard hub) - 2 USB 2.0 ports - MicroSD slot and on-board eMMC module - Gigabit Ethernet - Bluetooth - WiFi Add initial support for both the Helper and Core boards, including UART, PMU, eMMC, USB, Ethernet, LRADC-connected buttons. UART1 can only be used for Bluetooth module, but BT-WiFi combo Allwinner AW869A chip has not mainline driver currently. Signed-off-by: Alexander Sverdlin --- Changelog: v3: - added my copyrights into the newly introduced DTs - all DT nodes sorted alphabetically - all always-on regulators commented/propetly named - all regulators got proper voltages (not default ranges) - ADC-sensed buttons K1..K5 added - re-labelled "eth_phy" -> "rgmii_phy" - usbphy 0 switched from host into peripheral mode (downstream from an onboard hub) - typo sun50i-a133-baije-core.dtsi -> sun50i-a133-baijie-core.dtsi v2: - introduced baijie,helper-a133-core compatible for the Core (SoM) board arch/arm64/boot/dts/allwinner/Makefile | 1 + .../allwinner/sun50i-a133-baijie-core.dtsi | 190 ++++++++++++++++++ .../allwinner/sun50i-a133-baijie-helper.dts | 133 ++++++++++++ 3 files changed, 324 insertions(+) create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-core.dtsi create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-helper.dts diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile index d116864b6c2b..926dfa851100 100644 --- a/arch/arm64/boot/dts/allwinner/Makefile +++ b/arch/arm64/boot/dts/allwinner/Makefile @@ -18,6 +18,7 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-sopine-baseboard.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-teres-i.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h64-remix-mini-pc.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a100-allwinner-perf1.dtb +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a133-baijie-helper.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a133-liontron-h-a133l.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus-v1.2.dtb diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-core.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-core.dtsi new file mode 100644 index 000000000000..7a09a5181c03 --- /dev/null +++ b/arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-core.dtsi @@ -0,0 +1,190 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Arm Ltd. + * Copyright (c) 2026 Alexander Sverdlin + */ + +/dts-v1/; + +#include "sun50i-a100.dtsi" +#include "sun50i-a100-cpu-opp.dtsi" + +/{ + compatible = "baijie,helper-a133-core", + "allwinner,sun50i-a100"; + + aliases { + serial1 = &uart1; /* BT module */ + }; +}; + +&cpu0 { + cpu-supply = <®_dcdc2>; +}; + +&lradc { + vref-supply = <®_aldo1>; +}; + +&mmc2 { + vmmc-supply = <®_dcdc1>; + vqmmc-supply = <®_eldo1>; + cap-mmc-hw-reset; + non-removable; + bus-width = <8>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; + +&pio { + vcc-pb-supply = <®_dcdc1>; + vcc-pc-supply = <®_eldo1>; + vcc-pd-supply = <®_dcdc1>; + vcc-pe-supply = <®_dldo2>; + vcc-pf-supply = <®_dcdc1>; + vcc-pg-supply = <®_dldo1>; + vcc-ph-supply = <®_dcdc1>; + /* + * PL0/PL1 are the I2C connection to PMIC, but it would create a + * circular dependency: + * vcc-pl-supply = <®_aldo3>; + */ +}; + +&r_i2c0 { + status = "okay"; + + axp803: pmic@34 { + compatible = "x-powers,axp803"; + reg = <0x34>; + interrupt-parent = <&r_intc>; + interrupts = <0 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +#include "axp803.dtsi" + +&ac_power_supply { + status = "okay"; +}; + +®_aldo1 { + /* PLL + LRADC analog reference */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pll"; +}; + +®_aldo2 { + /* LPDDR */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vdd18-lpddr"; +}; + +®_aldo3 { + /* + * Port L, but linking it to &pio node would create a circular + * dependency because of PL0/PL1 I2C connection to PMIC + */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "vcc-pl"; +}; + +®_dcdc1 { + /* Besides Port D it also powers analog part of USB IP and SoC I/O */ + regulator-always-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-3v3"; +}; + +®_dcdc2 { + regulator-always-on; + regulator-min-microvolt = <810000>; + regulator-max-microvolt = <1200000>; + regulator-name = "vdd-cpu"; +}; + +®_dcdc3 { + /* CPU core voltage feedback rail */ + regulator-always-on; + regulator-min-microvolt = <810000>; + regulator-max-microvolt = <1200000>; + regulator-name = "vdd-cpufb"; +}; + +®_dcdc4 { + /* Digital part of USB IP, "System" SoC power rail */ + regulator-always-on; + regulator-min-microvolt = <950000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd-sys"; +}; + +®_dcdc5 { + regulator-always-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1500000>; + regulator-name = "vcc-dram"; +}; + +/* DCDC6 unused */ + +®_dldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "vcc-pg"; +}; + +®_dldo2 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "vcc-pe"; +}; + +®_dldo3 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "avdd-csi"; +}; + +®_dldo4 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "afvcc-csi"; +}; + +®_eldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "vcc-pc"; +}; + +®_eldo2 { + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-enable-ramp-delay = <1000>; + regulator-name = "dvdd-csi"; +}; + +/* ELDO3 unused */ + +®_fldo1 { + /* CPUS power rail */ + regulator-always-on; + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <900000>; + regulator-name = "vdd-cpus"; +}; diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-helper.dts b/arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-helper.dts new file mode 100644 index 000000000000..0d192c08a6fe --- /dev/null +++ b/arch/arm64/boot/dts/allwinner/sun50i-a133-baijie-helper.dts @@ -0,0 +1,133 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Arm Ltd. + * Copyright (c) 2026 Alexander Sverdlin + */ + +/dts-v1/; + +#include "sun50i-a133-baijie-core.dtsi" + +#include +#include +#include + +/{ + model = "HelperBoard A133"; + compatible = "baijie,helper-a133", + "baijie,helper-a133-core", + "allwinner,sun50i-a100"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + leds { + compatible = "gpio-leds"; + + led { + function = LED_FUNCTION_INDICATOR; + color = ; + gpios = <&pio 7 13 GPIO_ACTIVE_LOW>; /* PH13 */ + }; + }; +}; + +&ehci1 { + status = "okay"; +}; + +&emac0 { + pinctrl-names = "default"; + pinctrl-0 = <&rgmii0_pins>; + phy-handle = <&rgmii_phy>; + phy-mode = "rgmii-id"; + allwinner,rx-delay-ps = <200>; + allwinner,tx-delay-ps = <200>; + status = "okay"; +}; + +&lradc { + wakeup-source; + status = "okay"; + + button-115 { + label = "K1"; + linux,code = ; + channel = <0>; + voltage = <114607>; + }; + + button-235 { + label = "K2"; + linux,code = ; + channel = <0>; + voltage = <234783>; + }; + + button-360 { + label = "K3"; + linux,code = ; + channel = <0>; + voltage = <360000>; + }; + + button-476 { + label = "K4"; + linux,code = ; + channel = <0>; + voltage = <476471>; + }; + + button-592 { + label = "K5"; + linux,code = ; + channel = <0>; + voltage = <591946>; + }; +}; + +&mdio0 { + reset-gpios = <&pio 7 11 GPIO_ACTIVE_LOW>; /* PH11 */ + reset-delay-us = <10000>; + reset-post-delay-us = <150000>; + + rgmii_phy: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + }; +}; + +&mmc0 { + vmmc-supply = <®_dcdc1>; + cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */ + bus-width = <4>; + status = "okay"; +}; + +&ohci1 { + status = "okay"; +}; + +&rgmii0_pins { + drive-strength = <30>; +}; + +&uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&uart0_pb_pins>; + status = "okay"; +}; + +&usb_otg { + dr_mode = "peripheral"; + status = "okay"; +}; + +&usbphy { + status = "okay"; +};