From patchwork Fri Jun 5 07:09:21 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 2411 Return-Path: X-Original-To: noreply@patchwork.local Delivered-To: noreply@patchwork.local Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10]) by mxe881.netcup.net (Postfix) with ESMTPS id CAABB1C1379 for ; Fri, 5 Jun 2026 09:27:00 +0200 (CEST) Authentication-Results: mxe881; dkim=pass header.d=gmail.com; spf=pass (sender IP is 172.234.253.10) smtp.mailfrom=linux-sunxi+bounces-23746-noreply=patchwork.local@lists.linux.dev smtp.helo=sea.lore.kernel.org Received-SPF: pass (mxe881: domain of lists.linux.dev designates 172.234.253.10 as permitted sender) client-ip=172.234.253.10; envelope-from=linux-sunxi+bounces-23746-noreply=patchwork.local@lists.linux.dev; helo=sea.lore.kernel.org; Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1]) by sea.lore.kernel.org (Postfix) with ESMTP id DD997308A94E for ; Fri, 5 Jun 2026 07:11:07 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 9BA2B47886D; Fri, 5 Jun 2026 07:10:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="buGHCT51" X-Original-To: linux-sunxi@lists.linux.dev Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E862247CC83 for ; Fri, 5 Jun 2026 07:10:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780643410; cv=none; b=hdzr3rhWr79kAAmNufrkll/TRD6jROuTltvgl/YFNordUKEkzMOrMub8wiU+Y6iede+k+m0KCy0M1lQlRDU9SzEeoYklHWsFc9NLDlgV0pR+Kqpdxqp5YXLH5B0+OKNvEifq20ErzwsNhtMbwdEh8UubtmtAAylyf/b+Yg0HbkI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780643410; c=relaxed/simple; bh=pp5heEpgmgSTEW3K21CAryOZq4j/ircBiHwaoeSCdYE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QnF7vJW+LBKlR8IN40TxIe6ThtBl+cBdQteXSnbHLhPrG6c9ADQTSrLP9olULvnTPS7xGDN1b9bBPgrJrt3emFTPbpviJh+G7q1yQTxThmph2nv8bRHwqqfYFoC+Q44RlTJVCVGvDKaXGgkB7ASN5pLrvhyQcu96X6qTv2VoQY4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=buGHCT51; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-45eeba68948so1016290f8f.1 for ; Fri, 05 Jun 2026 00:10:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780643406; x=1781248206; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uqzhMeEc+Wgxf+HH46mg5KPvRwxrTlYFNd0Qvb6R2sA=; b=buGHCT514dPYgTnJP2e59qAMznXWp0slLDFN6UVPcLs2ayGfxV7exyVCyn4YufB9hh dZB00NzvbVB3tPxaYMB0jrHo8o5jgYBLnzHIa1TsZHKQj+HyyQCBi9jmATO6N805EwNe QJpigzHY3p/9PqD207yx9+sZYrjzyXtJS2U+iTVde6gfOxlG0k9vOgXbcAXMmcF/kKvz x64Ebm4SJKC380AXJKpJ+dCqKn1S93Dl1IIpEDmCoeeDevjqYYXPjpq5Jbt8EueCUAhY CLLxF/pH2k6qu4Li0TG0EWwYBUI0Z1xun0H96dNRP7wnotex/2R7WDXbLSsAxvcL9L32 T+8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780643406; x=1781248206; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=uqzhMeEc+Wgxf+HH46mg5KPvRwxrTlYFNd0Qvb6R2sA=; b=RRSr2+ECtGoTOpS7FxxYPVJLm6Q8KJ6ovr7dGRs4hCiP965T5z+hfCOEhV3/nmk1cC Oa6puBZymdci0rC655/d24pp+cabM0bz8iJRs8zwXXmiiddzlqp7WRtt+ivWYO0MCrEg zzjB+J88Rs1tjACeeH12Gixa6sZ2C8gC+wfP0qCgXdugpMel73pua7n93wsOyegIRmgn XbtVUYy5fxReCXmDRhLyHxe0bG4nu3QjnEiEu5mToLwrFOdLt7UlHE4fkuBNG3kvT2Fr /DJK5KT+vslpSjOOMrf9bqHio/nlZpxtQER8HE9luTqJNKuciTu3GMymCkN4+eh/PljV CJuQ== X-Forwarded-Encrypted: i=1; AFNElJ8wr9KC43igkUk9Do+1jJ5zoX225EnY4v3Fwmvl4ssylw1INEmPblMIkgSY+KJdUR14KSJ21OZnIoDY+w==@lists.linux.dev X-Gm-Message-State: AOJu0YwZBDQWIjU1/46In5ps6X6K2btwAq23sQ8DnMtkEtussAvyYCb8 PhHYdna9BqGEh/iS2kcCYzXlVoyPPrUfL1M+nR+9wDmHA7srRpW5XvdO X-Gm-Gg: Acq92OEIk65sFp5CHqURzU54FYmHaaCkdrL0jrVlPxkzi06te+8RcUrqrJGy7gh650U IWJwYri+afPBvvhNghRo9Ov1n2jSvMex6CqvSvfiNMvupEsgMaHl7jbPtW2mTur7ASVbNUpGt45 o1kxdXQVc9dMgrK4CMljHCLSVtlRWPJInRiqS6VGcjdoCo2dKKm61tjBXfaFoLODluXg389x+6v lJXV3w5fCZir+O6KAO13SWIG3IRY7rAdJqsC0RkXfJLDGm6qYfCYkE48tq6fC8Sv8pv35lpP7dY igeUJxkSxiPkBfUvWtcuzQHePTHo0ZxVN4xesS3HFFAVeSMGeT+4lCFkcVas2DBUhEVuzvBeez4 fBpWSPpZu4ZJITSgQjmX2E+yfAs6EFfDhk+YP7TnoN2eUop6m2C8OdxKDfG89akLjFo35E4XEtQ wvw5s5AeanFcL4zz3jWq+EfCIz5noBLsKn0q9+ELQRksPXW3aiI/zpx1BK5459iVj7koP4QY2Xz LmptHPwnMYFU5ozJZ1LwQ== X-Received: by 2002:a05:6000:e52:b0:45e:a0ab:8bcb with SMTP id ffacd0b85a97d-460302e45f7mr2476891f8f.15.1780643405978; Fri, 05 Jun 2026 00:10:05 -0700 (PDT) Received: from localhost.localdomain (72.92.4.85.dynamic.cust.swisscom.net. [85.4.92.72]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f2dcad5sm25132882f8f.5.2026.06.05.00.10.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jun 2026 00:10:05 -0700 (PDT) From: Alexander Sverdlin To: linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Hans de Goede , Dmitry Torokhov , Andre Przywara , Jun Yan , Lukas Schmid , =?utf-8?q?J=2E_Neusch=C3=A4fer?= , Eric Biggers , Michal Simek , Luca Weiss , Sven Peter , Maxime Ripard , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v4 7/7] arm64: dts: allwinner: A133: add support for Baijie Helper A133 board Date: Fri, 5 Jun 2026 09:09:21 +0200 Message-ID: <20260605070923.3045073-8-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260605070923.3045073-1-alexander.sverdlin@gmail.com> References: <20260605070923.3045073-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MORS-Enabled: yes X-MORS-DOMAIN: patchwork.local X-MORS-HOSTING: hosting172546 X-MORS-USER: hosting172546 X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= Baijie Helper A133 board is a development board around Baijie A133 Core SBC. Features: - 1/2/4GiB LPDDR4 DRAM - 8/16/32GiB eMMC - AXP707 PMIC - USB-C OTG port in peripheral mode (via onboard hub) - 2 USB 2.0 ports - MicroSD slot and on-board eMMC module - Gigabit Ethernet - Bluetooth - WiFi Add initial support for both the Helper and Core boards, including UART, PMU, eMMC, USB, Ethernet, LRADC-connected buttons. UART1 can only be used for Bluetooth module, but BT-WiFi combo Allwinner AW869A chip has no mainline driver currently. Signed-off-by: Alexander Sverdlin --- Changelog: v4: - renamed "sun50i-a133-baijie-helper.dtb" -> "sun50i-a133-helperboard.dtb" - added "model" property into root of sun50i-a133-helperboard-core.dtsi - added "cap-mmc-highspeed" and "max-frequency" into &mmc2 - added "x-powers,drive-vbus-en" and "*-supply" into &axp803 - dropped all "regulator-enable-ramp-delay" properties - replaced ®_dcdc3 with a "polyphased" comment - exact DRAM voltage in ®_dcdc5 - disabled ®_dcdc6 to avoid "[ 31.710641] dcdc6: disabling" - added ®_vdd5v "root" regulator - added "disable-wp" into &mmc0 - commented &usb_otg - assigned usb1_vbus-supply in &usbphy v3: - added my copyrights into the newly introduced DTs - all DT nodes sorted alphabetically - all always-on regulators commented/propetly named - all regulators got proper voltages (not default ranges) - ADC-sensed buttons K1..K5 added - re-labelled "eth_phy" -> "rgmii_phy" - usbphy 0 switched from host into peripheral mode (downstream from an onboard hub) - typo sun50i-a133-baije-core.dtsi -> sun50i-a133-baijie-core.dtsi v2: - introduced baijie,helper-a133-core compatible for the Core (SoM) board arch/arm64/boot/dts/allwinner/Makefile | 1 + .../sun50i-a133-helperboard-core.dtsi | 197 ++++++++++++++++++ .../dts/allwinner/sun50i-a133-helperboard.dts | 148 +++++++++++++ 3 files changed, 346 insertions(+) create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile index d116864b6c2b..cf8434064b0d 100644 --- a/arch/arm64/boot/dts/allwinner/Makefile +++ b/arch/arm64/boot/dts/allwinner/Makefile @@ -18,6 +18,7 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-sopine-baseboard.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-teres-i.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h64-remix-mini-pc.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a100-allwinner-perf1.dtb +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a133-helperboard.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a133-liontron-h-a133l.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus-v1.2.dtb diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi new file mode 100644 index 000000000000..545972d2324a --- /dev/null +++ b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi @@ -0,0 +1,197 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Arm Ltd. + * Copyright (c) 2026 Alexander Sverdlin + */ + +/dts-v1/; + +#include "sun50i-a100.dtsi" +#include "sun50i-a100-cpu-opp.dtsi" + +/{ + model = "Baijie A133 HelperBoard Core"; + compatible = "baijie,helperboard-a133-core", + "allwinner,sun50i-a100"; + + aliases { + serial1 = &uart1; /* BT module */ + }; +}; + +&cpu0 { + cpu-supply = <®_dcdc2>; +}; + +&lradc { + vref-supply = <®_aldo1>; +}; + +&mmc2 { + vmmc-supply = <®_dcdc1>; + vqmmc-supply = <®_eldo1>; + cap-mmc-highspeed; + cap-mmc-hw-reset; + max-frequency = <100000000>; + non-removable; + bus-width = <8>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; + +&pio { + vcc-pb-supply = <®_dcdc1>; + vcc-pc-supply = <®_eldo1>; + vcc-pd-supply = <®_dcdc1>; + vcc-pe-supply = <®_dldo2>; + vcc-pf-supply = <®_dcdc1>; + vcc-pg-supply = <®_dldo1>; + vcc-ph-supply = <®_dcdc1>; + /* + * PL0/PL1 are the I2C connection to PMIC, but it would create a + * circular dependency: + * vcc-pl-supply = <®_aldo3>; + */ +}; + +&r_i2c0 { + status = "okay"; + + axp803: pmic@34 { + compatible = "x-powers,axp803"; + reg = <0x34>; + interrupt-parent = <&r_intc>; + interrupts = <0 IRQ_TYPE_LEVEL_LOW>; + x-powers,drive-vbus-en; /* set N_VBUSEN as output pin */ + aldoin-supply = <®_vdd5v>; + dldoin-supply = <®_vdd5v>; + eldoin-supply = <®_vdd5v>; + fldoin-supply = <®_dcdc5>; + vin1-supply = <®_vdd5v>; + vin2-supply = <®_vdd5v>; + vin3-supply = <®_vdd5v>; + vin4-supply = <®_vdd5v>; + vin5-supply = <®_vdd5v>; + vin6-supply = <®_vdd5v>; + drivevbus-supply = <®_vdd5v>; + }; +}; + +#include "axp803.dtsi" + +&ac_power_supply { + status = "okay"; +}; + +®_aldo1 { + /* PLL + LRADC analog reference */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pll"; +}; + +®_aldo2 { + /* LPDDR */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vdd18-lpddr"; +}; + +®_aldo3 { + /* + * Port L, but linking it to &pio node would create a circular + * dependency because of PL0/PL1 I2C connection to PMIC + */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pl"; +}; + +®_dcdc1 { + /* Besides Port D it also powers analog part of USB IP and SoC I/O */ + regulator-always-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-3v3"; +}; + +®_dcdc2 { + regulator-always-on; + regulator-min-microvolt = <810000>; + regulator-max-microvolt = <1200000>; + regulator-name = "vdd-cpu"; +}; + +/* DCDC3 is polyphased with DCDC2 */ + +®_dcdc4 { + /* Digital part of USB IP, "System" SoC power rail */ + regulator-always-on; + regulator-min-microvolt = <950000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd-sys"; +}; + +®_dcdc5 { + regulator-always-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-name = "vcc-dram"; +}; + +/* DCDC6 unused */ +®_dcdc6 { + status = "disabled"; +}; + +®_dldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pg"; +}; + +®_dldo2 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pe"; +}; + +®_dldo3 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-name = "avdd-csi"; +}; + +®_dldo4 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-name = "afvcc-csi"; +}; + +®_eldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pc"; +}; + +®_eldo2 { + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-name = "dvdd-csi"; +}; + +/* ELDO3 unused */ + +®_fldo1 { + /* CPUS power rail */ + regulator-always-on; + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <900000>; + regulator-name = "vdd-cpus"; +}; + +/* reg_drivevbus unused */ diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts new file mode 100644 index 000000000000..694c0cacf906 --- /dev/null +++ b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts @@ -0,0 +1,148 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Arm Ltd. + * Copyright (c) 2026 Alexander Sverdlin + */ + +/dts-v1/; + +#include "sun50i-a133-helperboard-core.dtsi" + +#include +#include +#include + +/{ + model = "Baijie HelperBoard A133"; + compatible = "baijie,helperboard-a133", + "baijie,helperboard-a133-core", + "allwinner,sun50i-a100"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + leds { + compatible = "gpio-leds"; + + led { + function = LED_FUNCTION_INDICATOR; + color = ; + gpios = <&pio 7 13 GPIO_ACTIVE_LOW>; /* PH13 */ + }; + }; + + reg_vdd5v: vdd5v { + /* board wide 5V supply from a 12V->5V regulator */ + compatible = "regulator-fixed"; + regulator-name = "vdd-5v"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; +}; + +&ehci1 { + status = "okay"; +}; + +&emac0 { + pinctrl-names = "default"; + pinctrl-0 = <&rgmii0_pins>; + phy-handle = <&rgmii_phy>; + phy-mode = "rgmii-id"; + allwinner,rx-delay-ps = <200>; + allwinner,tx-delay-ps = <200>; + status = "okay"; +}; + +&lradc { + wakeup-source; + status = "okay"; + + button-115 { + label = "K1"; + linux,code = ; + channel = <0>; + voltage = <114607>; + }; + + button-235 { + label = "K2"; + linux,code = ; + channel = <0>; + voltage = <234783>; + }; + + button-360 { + label = "K3"; + linux,code = ; + channel = <0>; + voltage = <360000>; + }; + + button-476 { + label = "K4"; + linux,code = ; + channel = <0>; + voltage = <476471>; + }; + + button-592 { + label = "K5"; + linux,code = ; + channel = <0>; + voltage = <591946>; + }; +}; + +&mdio0 { + reset-gpios = <&pio 7 11 GPIO_ACTIVE_LOW>; /* PH11 */ + reset-delay-us = <10000>; + reset-post-delay-us = <150000>; + + rgmii_phy: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + }; +}; + +&mmc0 { + vmmc-supply = <®_dcdc1>; + cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */ + bus-width = <4>; + disable-wp; + status = "okay"; +}; + +&ohci1 { + status = "okay"; +}; + +&rgmii0_pins { + drive-strength = <30>; +}; + +&uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&uart0_pb_pins>; + status = "okay"; +}; + +&usb_otg { + /* + * Connected to a downstream port of an onboard hub, therefore only + * "peripheral" mode will work here. + */ + dr_mode = "peripheral"; + status = "okay"; +}; + +&usbphy { + usb1_vbus-supply = <®_vdd5v>; + status = "okay"; +};