From patchwork Tue Jun 23 20:48:18 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 2465 Return-Path: X-Original-To: noreply@patchwork.local Delivered-To: noreply@patchwork.local Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10]) by mxe881.netcup.net (Postfix) with ESMTPS id 4DB791C0759 for ; Tue, 23 Jun 2026 22:50:57 +0200 (CEST) Authentication-Results: mxe881; dkim=pass header.d=gmail.com; spf=pass (sender IP is 172.234.253.10) smtp.mailfrom=linux-sunxi+bounces-23930-noreply=patchwork.local@lists.linux.dev smtp.helo=sea.lore.kernel.org Received-SPF: pass (mxe881: domain of lists.linux.dev designates 172.234.253.10 as permitted sender) client-ip=172.234.253.10; envelope-from=linux-sunxi+bounces-23930-noreply=patchwork.local@lists.linux.dev; helo=sea.lore.kernel.org; Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1]) by sea.lore.kernel.org (Postfix) with ESMTP id 538C430EF9E2 for ; Tue, 23 Jun 2026 20:48:49 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3DC203ACA7E; Tue, 23 Jun 2026 20:48:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jiO57wqO" X-Original-To: linux-sunxi@lists.linux.dev Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A5AD33AD512 for ; Tue, 23 Jun 2026 20:48:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782247728; cv=none; b=iTcRgfuFIw9V7TXj9xpV4MwgznATYLaMeNIqzkd0UW6WVO+Te7ftVXdohuUKoQ/ncm4BcSDK5XmwYr6GpCntjRAcJUznSjoW5Zh03qLDXFSThKHdpXHGVLF7WSO3TJu/UOKDJSsZxdLLwvD0EEKc9P0S1QL2eL6sEg/CNbu6Kus= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782247728; c=relaxed/simple; bh=imH5HQRFwuaZyrrTMfswXOP+C744Ym8WUzXtL2cxVSQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ndyV2VTSqN4Nfingat6DqW8leu61FtalgwlPY6ebk8gvmkpAU2IzhKAYixwB1108UcpHGG3yjwLTabQqutyX8lkL3uaTZAAx/RN5Kce4EEuPvEyZ1tmffwKd8Bd9sKPGF48AueF7u/lAf/xFDjZpRdiVKdWBXUjc4LiRs0OK++c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jiO57wqO; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-464192ab2e1so244427f8f.0 for ; Tue, 23 Jun 2026 13:48:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1782247724; x=1782852524; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gpwmh+JDDGegnFSzMspybYCunWyCARRw7ITPQqgM/JQ=; b=jiO57wqOCVLqIUccdBvXKv9f0+ewULNcQwpJPZWQMcHF2PmK3RQNho4KlqKBnkvxaK o0sEyFphALqSbW4pnLi9bYauhWPfq7+s0/XavNzNjVca6pWLWVuIhEHiqNSjdei0TmP2 I5iSpilGpndJoTtpi+hsTLqmfXHHlUJRD+C5WVfwgKn7RrrMdOE/bEVbEX2LsOKNl88j bLj7O0lKdtZyHyaCQ0iEZJTXeR3M5UFySbVF/v6uGY4QhyxoImh1PI7XFscsAVsV0Y49 z6wSI7zllL4gx+xfk2TetjqXkt5xldtTYILYpPglNEMkeeaVuIcs4TIkqFoRlgWN0Vzy SGvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1782247724; x=1782852524; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=gpwmh+JDDGegnFSzMspybYCunWyCARRw7ITPQqgM/JQ=; b=mpLgJyS/tMjtVU5Lc/JQMFXXk90soElu+7eCw1BhaE0Z9HW0bS6gyQ8IrP+EIoP+9u jKbYF+1J4Ih58LX4XedWM0EhcBHofz0Q54REMd+FdhMTkttoqI86kTmm2JPBJOXNn0qG X++YaQTjIrFDiwBcCPUDifxkEe1ecY1kubi8XRhyKAsPNzhrempW8fSl3opXscXC2woG sboYGnqdFMsc6I7Y4NOWUO3LlQsL4EzNYuhw9ShZXm+rPZIqgsnrI97p94PlitobSzkY CAmqG+FXPRcp2Jd7EI3Oi9gctgs8AN5CWD9YHtm71NgPnJ9c7xJ/zKc814SBotWcURuV SpxQ== X-Forwarded-Encrypted: i=1; AHgh+RrO8HTZltgYahVSnR7S4GLmzypNCjrSJG0H4p2PeQ68FA9iJS9ZcLjkDmwGWuMlwoUApfLsTpw/ASf/eA==@lists.linux.dev X-Gm-Message-State: AOJu0YwX9jwwFYosAIr8TRKiWxBEKHWKpc+1rs1ZEnV5ZzSmqXTg/Ueb eA7BFCPlqF/mE4QWBxFlzIdeC8h1FinWuZQMVKU3Aor3HGx8rqLQiBlt X-Gm-Gg: AfdE7cn6a5EM0lgZPaVAzw+xdaBfmFzYNHxW3nkt8jZjmxFA4AR+75WgjC17pwqllEL PGUVZAWnW8hIXcsp480DR7vtz7ejGZ/nd6FMZiRJw0Q0fefo+5M72BdkkiGYTjbcr0Oj1ND0EaH DKrZWOoBAswERDomDJSW/cCE5jg1It//tf154M6bW6v9Mlq/8a9N/cg1QYM+zHOTFk3a5sifGHT wcSDBORj9RK9P2ceziEbs+lUplvYmLY2xytXAvGkzbo08RTU02q9Uf2VMtcX4T7QavkeyPhaBGf qQATWAGGUNPaPRkBNF89bWME7YctZEWxHI7mPS0FUKQL9uRATo7uxrNblcUHnwjcpNy2zyH+QD+ 0R16/U0qINgKDigq0Mx4g0xetUNFlf7mmOxDg/FXKutcDPkairKWeRtFAd7d7s9lluts8GJQLYF 2mG9HXYywsaqbVTnM5v6VPO5FMQOk786/9XPUw0UIGjA== X-Received: by 2002:a05:6000:2203:b0:452:273:5cd6 with SMTP id ffacd0b85a97d-46c04a33d97mr899375f8f.1.1782247724061; Tue, 23 Jun 2026 13:48:44 -0700 (PDT) Received: from localhost.localdomain ([2a02:1210:8642:2b00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-46c1e840f80sm351996f8f.6.2026.06.23.13.48.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Jun 2026 13:48:43 -0700 (PDT) From: Alexander Sverdlin To: linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev Cc: Alexander Sverdlin , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Hans de Goede , Dmitry Torokhov , Andre Przywara , Jun Yan , Lukas Schmid , =?utf-8?q?J=2E_Neusch=C3=A4fer?= , Eric Biggers , Michal Simek , Luca Weiss , Sven Peter , Maxime Ripard , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v5 6/6] arm64: dts: allwinner: A133: add support for Baijie Helper A133 board Date: Tue, 23 Jun 2026 22:48:18 +0200 Message-ID: <20260623204824.691832-7-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260623204824.691832-1-alexander.sverdlin@gmail.com> References: <20260623204824.691832-1-alexander.sverdlin@gmail.com> Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-MORS-Enabled: yes X-MORS-DOMAIN: patchwork.local X-MORS-HOSTING: hosting172546 X-MORS-USER: hosting172546 X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= Baijie Helper A133 board is a development board around Baijie A133 Core SBC. Features: - 1/2/4GiB LPDDR4 DRAM - 8/16/32GiB eMMC - AXP707 PMIC - USB-C OTG port in peripheral mode (via onboard hub) - 2 USB 2.0 ports - MicroSD slot and on-board eMMC module - Gigabit Ethernet - Bluetooth - WiFi Add initial support for both the Helper and Core boards, including UART, PMU, eMMC, USB, Ethernet, LRADC-connected buttons. UART1 can only be used for Bluetooth module, but BT-WiFi combo Allwinner AW869A chip has no mainline driver currently. Acked-by: Jernej Skrabec Signed-off-by: Alexander Sverdlin --- Changelog: v5: - no changes v4: - renamed "sun50i-a133-baijie-helper.dtb" -> "sun50i-a133-helperboard.dtb" - added "model" property into root of sun50i-a133-helperboard-core.dtsi - added "cap-mmc-highspeed" and "max-frequency" into &mmc2 - added "x-powers,drive-vbus-en" and "*-supply" into &axp803 - dropped all "regulator-enable-ramp-delay" properties - replaced ®_dcdc3 with a "polyphased" comment - exact DRAM voltage in ®_dcdc5 - disabled ®_dcdc6 to avoid "[ 31.710641] dcdc6: disabling" - added ®_vdd5v "root" regulator - added "disable-wp" into &mmc0 - commented &usb_otg - assigned usb1_vbus-supply in &usbphy v3: - added my copyrights into the newly introduced DTs - all DT nodes sorted alphabetically - all always-on regulators commented/propetly named - all regulators got proper voltages (not default ranges) - ADC-sensed buttons K1..K5 added - re-labelled "eth_phy" -> "rgmii_phy" - usbphy 0 switched from host into peripheral mode (downstream from an onboard hub) - typo sun50i-a133-baije-core.dtsi -> sun50i-a133-baijie-core.dtsi v2: - introduced baijie,helper-a133-core compatible for the Core (SoM) board arch/arm64/boot/dts/allwinner/Makefile | 1 + .../sun50i-a133-helperboard-core.dtsi | 197 ++++++++++++++++++ .../dts/allwinner/sun50i-a133-helperboard.dts | 148 +++++++++++++ 3 files changed, 346 insertions(+) create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile index 53e6b701e7d3..aa21f58a4be1 100644 --- a/arch/arm64/boot/dts/allwinner/Makefile +++ b/arch/arm64/boot/dts/allwinner/Makefile @@ -24,6 +24,7 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-sopine-baseboard.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-teres-i.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h64-remix-mini-pc.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a100-allwinner-perf1.dtb +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a133-helperboard.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a133-liontron-h-a133l.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus.dtb dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus-v1.2.dtb diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi new file mode 100644 index 000000000000..545972d2324a --- /dev/null +++ b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard-core.dtsi @@ -0,0 +1,197 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Arm Ltd. + * Copyright (c) 2026 Alexander Sverdlin + */ + +/dts-v1/; + +#include "sun50i-a100.dtsi" +#include "sun50i-a100-cpu-opp.dtsi" + +/{ + model = "Baijie A133 HelperBoard Core"; + compatible = "baijie,helperboard-a133-core", + "allwinner,sun50i-a100"; + + aliases { + serial1 = &uart1; /* BT module */ + }; +}; + +&cpu0 { + cpu-supply = <®_dcdc2>; +}; + +&lradc { + vref-supply = <®_aldo1>; +}; + +&mmc2 { + vmmc-supply = <®_dcdc1>; + vqmmc-supply = <®_eldo1>; + cap-mmc-highspeed; + cap-mmc-hw-reset; + max-frequency = <100000000>; + non-removable; + bus-width = <8>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + status = "okay"; +}; + +&pio { + vcc-pb-supply = <®_dcdc1>; + vcc-pc-supply = <®_eldo1>; + vcc-pd-supply = <®_dcdc1>; + vcc-pe-supply = <®_dldo2>; + vcc-pf-supply = <®_dcdc1>; + vcc-pg-supply = <®_dldo1>; + vcc-ph-supply = <®_dcdc1>; + /* + * PL0/PL1 are the I2C connection to PMIC, but it would create a + * circular dependency: + * vcc-pl-supply = <®_aldo3>; + */ +}; + +&r_i2c0 { + status = "okay"; + + axp803: pmic@34 { + compatible = "x-powers,axp803"; + reg = <0x34>; + interrupt-parent = <&r_intc>; + interrupts = <0 IRQ_TYPE_LEVEL_LOW>; + x-powers,drive-vbus-en; /* set N_VBUSEN as output pin */ + aldoin-supply = <®_vdd5v>; + dldoin-supply = <®_vdd5v>; + eldoin-supply = <®_vdd5v>; + fldoin-supply = <®_dcdc5>; + vin1-supply = <®_vdd5v>; + vin2-supply = <®_vdd5v>; + vin3-supply = <®_vdd5v>; + vin4-supply = <®_vdd5v>; + vin5-supply = <®_vdd5v>; + vin6-supply = <®_vdd5v>; + drivevbus-supply = <®_vdd5v>; + }; +}; + +#include "axp803.dtsi" + +&ac_power_supply { + status = "okay"; +}; + +®_aldo1 { + /* PLL + LRADC analog reference */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pll"; +}; + +®_aldo2 { + /* LPDDR */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vdd18-lpddr"; +}; + +®_aldo3 { + /* + * Port L, but linking it to &pio node would create a circular + * dependency because of PL0/PL1 I2C connection to PMIC + */ + regulator-always-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pl"; +}; + +®_dcdc1 { + /* Besides Port D it also powers analog part of USB IP and SoC I/O */ + regulator-always-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc-3v3"; +}; + +®_dcdc2 { + regulator-always-on; + regulator-min-microvolt = <810000>; + regulator-max-microvolt = <1200000>; + regulator-name = "vdd-cpu"; +}; + +/* DCDC3 is polyphased with DCDC2 */ + +®_dcdc4 { + /* Digital part of USB IP, "System" SoC power rail */ + regulator-always-on; + regulator-min-microvolt = <950000>; + regulator-max-microvolt = <950000>; + regulator-name = "vdd-sys"; +}; + +®_dcdc5 { + regulator-always-on; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-name = "vcc-dram"; +}; + +/* DCDC6 unused */ +®_dcdc6 { + status = "disabled"; +}; + +®_dldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pg"; +}; + +®_dldo2 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pe"; +}; + +®_dldo3 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-name = "avdd-csi"; +}; + +®_dldo4 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <2800000>; + regulator-name = "afvcc-csi"; +}; + +®_eldo1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc-pc"; +}; + +®_eldo2 { + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-name = "dvdd-csi"; +}; + +/* ELDO3 unused */ + +®_fldo1 { + /* CPUS power rail */ + regulator-always-on; + regulator-min-microvolt = <900000>; + regulator-max-microvolt = <900000>; + regulator-name = "vdd-cpus"; +}; + +/* reg_drivevbus unused */ diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts new file mode 100644 index 000000000000..694c0cacf906 --- /dev/null +++ b/arch/arm64/boot/dts/allwinner/sun50i-a133-helperboard.dts @@ -0,0 +1,148 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Arm Ltd. + * Copyright (c) 2026 Alexander Sverdlin + */ + +/dts-v1/; + +#include "sun50i-a133-helperboard-core.dtsi" + +#include +#include +#include + +/{ + model = "Baijie HelperBoard A133"; + compatible = "baijie,helperboard-a133", + "baijie,helperboard-a133-core", + "allwinner,sun50i-a100"; + + aliases { + serial0 = &uart0; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + leds { + compatible = "gpio-leds"; + + led { + function = LED_FUNCTION_INDICATOR; + color = ; + gpios = <&pio 7 13 GPIO_ACTIVE_LOW>; /* PH13 */ + }; + }; + + reg_vdd5v: vdd5v { + /* board wide 5V supply from a 12V->5V regulator */ + compatible = "regulator-fixed"; + regulator-name = "vdd-5v"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; +}; + +&ehci1 { + status = "okay"; +}; + +&emac0 { + pinctrl-names = "default"; + pinctrl-0 = <&rgmii0_pins>; + phy-handle = <&rgmii_phy>; + phy-mode = "rgmii-id"; + allwinner,rx-delay-ps = <200>; + allwinner,tx-delay-ps = <200>; + status = "okay"; +}; + +&lradc { + wakeup-source; + status = "okay"; + + button-115 { + label = "K1"; + linux,code = ; + channel = <0>; + voltage = <114607>; + }; + + button-235 { + label = "K2"; + linux,code = ; + channel = <0>; + voltage = <234783>; + }; + + button-360 { + label = "K3"; + linux,code = ; + channel = <0>; + voltage = <360000>; + }; + + button-476 { + label = "K4"; + linux,code = ; + channel = <0>; + voltage = <476471>; + }; + + button-592 { + label = "K5"; + linux,code = ; + channel = <0>; + voltage = <591946>; + }; +}; + +&mdio0 { + reset-gpios = <&pio 7 11 GPIO_ACTIVE_LOW>; /* PH11 */ + reset-delay-us = <10000>; + reset-post-delay-us = <150000>; + + rgmii_phy: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + }; +}; + +&mmc0 { + vmmc-supply = <®_dcdc1>; + cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */ + bus-width = <4>; + disable-wp; + status = "okay"; +}; + +&ohci1 { + status = "okay"; +}; + +&rgmii0_pins { + drive-strength = <30>; +}; + +&uart0 { + pinctrl-names = "default"; + pinctrl-0 = <&uart0_pb_pins>; + status = "okay"; +}; + +&usb_otg { + /* + * Connected to a downstream port of an onboard hub, therefore only + * "peripheral" mode will work here. + */ + dr_mode = "peripheral"; + status = "okay"; +}; + +&usbphy { + usb1_vbus-supply = <®_vdd5v>; + status = "okay"; +};