From patchwork Fri Apr 4 11:56:57 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 1834 Received: from mail-wr1-f44.google.com (mail-wr1-f44.google.com [209.85.221.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9D851EA7E2 for ; Fri, 4 Apr 2025 11:57:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767827; cv=none; b=Z3Sf4Lc6KKNnKzP7Sq1yoVgia4qak5Cla7efr9cyfNUqmhCVAUO5s3GZyEOfeWMqzmHqSShqmBTJxt+fO9GMnFcy6+kKWZRX1/RytWDEj6s+vdhuvHd1cuY5dz6ZQhIYalwIHS7Co0sXnyHF8r77gTPbgkod0dmsaprwMqFHuek= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767827; c=relaxed/simple; bh=ZIlp12gUJ3TOZlm4LUJ6yds6K8SvLpJOolQ3dHPZQgA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=DHtrDkTQgEdxaqPp8GoYI6gOSfNrY0mnAEsRUSxTsIQIMdEezmr76yongNEfxUV/tG77AOeXCePsQfjj7pb1xU9mQVdWipbEDl2OTgYBEJSY1gGvazzJg8pt1LN+xiI6lHv3OC9FwhH2oUPvJaSHnzxEp2+kWrt7cx5bPowZCJg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=dm/8Pt+g; arc=none smtp.client-ip=209.85.221.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="dm/8Pt+g" Received: by mail-wr1-f44.google.com with SMTP id ffacd0b85a97d-391324ef4a0so191520f8f.2 for ; Fri, 04 Apr 2025 04:57:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743767822; x=1744372622; darn=lists.linux.dev; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=V2NzIbuLVsOaJahdT641xBUsFIJNpkjAwbl7cZpldXQ=; b=dm/8Pt+gH32heDZg55gjO/5vXr+9lJCdLQ9d2BRfw/Bf1z14knI8yD1x+c2KdGlrjW 39jiNaF97i7PNFE8BXWCG7M6e68Y7UIIl0Dpr6gV0eUCddmkZKevkml3/YbpPXjtlbTg RCV7AmxgB3bjYXNCVnfh0SEOfASbV/RZzcqMWdGmyWgvB8BBuIL7zu/+qro+KrpjqIzM RnJ9UcMpvW3ICLu3AW1Smfrif6BgYEaPYwBtuzDPChvVHyhLUrj5iganOhbdq5Sd4atq kRcp+bYWA0ZKQ5PmBzP1Jqvh8EOvK+APy/NkrcUxBHrKE2VoYs3eG3oFOboR6YVsz0Ve 2NWw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743767822; x=1744372622; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=V2NzIbuLVsOaJahdT641xBUsFIJNpkjAwbl7cZpldXQ=; b=oUgDDgtShmdCJTbPKGBLhkJZOv4LUK+NAR2U0gtUtwosn0xZXQLY+/mcO2IvjdKi9Z 6DP6525qmrfHvBO9+IBz3j7D2R0JJjmwANh6dWy4j9GFKiIXQxwDferetZ8+I2sZB0sJ B0Nd8UnKYuQrExrBL0faThnsxsSSIoVZzHkLb0p1w+v8IH8SNPNKytqguFPeHe5ntvcz 7hgb4qg7r7Q8fH/HaObroYNQdzYrp1Lc1UYixBZbFXO9HwglKiHSX8BdMlHZjuWbs0ec sja9zzL3a6oFGnozfSTN2IL6YGooMdQhiQ+GFgOrxro/spvgz6J53shR3ypYvGwAFfjx JRtw== X-Forwarded-Encrypted: i=1; AJvYcCVGVeST5fV/8dGJUs6rWDej2ISsbqVSY1f1rgbMz0k+jZ9D9V+MOM9OeCAPUrlpWKhjprL4ztUUMwMCOA==@lists.linux.dev X-Gm-Message-State: AOJu0YyUYHlYp7RRDXl3xLpxiz/RawkDJRMtP8yIJkdQK85DZHqp9ici jff3WuaLTljj0i1q2bqTYKakyTY0UVy53G5SypA9KaaYG+exORUl96kFCimIHeQ= X-Gm-Gg: ASbGnctz3/WIV9t7Ah07JRk7FNo/q76nBTHsWcqxkzQ8rIxnanaNO6h88CHqH4qggmc jpn8eWchQvDDi6ZrQZfHRQ+O1lbmBU9nu9coW02p0sxgakZ+WAN7iyUwZsdV0KPTN/hXeOE0GWA HGmv7t7UEDuUGgsCpYgHY8RWJ5ceJk3lbt1V4XGbItomOWvUvNczpR1B//VszsI2dCUwQikaHxg 4blk+cLHHBdh1AvnLo6e0k2FA2p1ejMrA54OXpFQzwYa9+ODly0Fgk4hriKUfunMEqc8yG/sY// 7bfNReDiMJGV6/4gZfLFWyAZqEfI8CXA1B4zkr2z/uiuf78cnhayIIaKN6PWSISmiJBfVOL3yw= = X-Google-Smtp-Source: AGHT+IFxuBP0nmnZWUjwXivSZyFM5R5EOm7OqMfFckNVWAgHA5LCnGmvvIDCOlE0EShLntnYXKvpnQ== X-Received: by 2002:a05:600c:348b:b0:439:8c80:6aee with SMTP id 5b1f17b1804b1-43ecf9c2b5emr11378355e9.4.1743767821387; Fri, 04 Apr 2025 04:57:01 -0700 (PDT) Received: from [192.168.1.26] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec364cb9asm43842815e9.31.2025.04.04.04.56.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Apr 2025 04:57:00 -0700 (PDT) From: Krzysztof Kozlowski Date: Fri, 04 Apr 2025 13:56:57 +0200 Subject: [PATCH 1/5] clk: meson: Do not enable by default during compile testing Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250404-kconfig-defaults-clk-v1-1-4d2df5603332@linaro.org> References: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> In-Reply-To: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> To: Neil Armstrong , Jerome Brunet , Michael Turquette , Stephen Boyd , Kevin Hilman , Martin Blumenstingl , Maxime Coquelin , Alexandre Torgue , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , =?utf-8?q?Emilio_L=C3=B3pez?= Cc: linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-sunxi@lists.linux.dev, Krzysztof Kozlowski X-Mailer: b4 0.14.2 Status: O Enabling the compile test should not cause automatic enabling of all drivers. Signed-off-by: Krzysztof Kozlowski --- drivers/clk/meson/Kconfig | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/clk/meson/Kconfig b/drivers/clk/meson/Kconfig index be2e3a5f83363b07cdcec2601acf15780ff24892..ff003dc5ab20d904c91fc34c701ba499a11d0b63 100644 --- a/drivers/clk/meson/Kconfig +++ b/drivers/clk/meson/Kconfig @@ -55,7 +55,7 @@ config COMMON_CLK_MESON_CPU_DYNDIV config COMMON_CLK_MESON8B bool "Meson8 SoC Clock controller support" depends on ARM - default y + default ARCH_MESON select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_CLKC_UTILS select COMMON_CLK_MESON_MPLL @@ -70,7 +70,7 @@ config COMMON_CLK_MESON8B config COMMON_CLK_GXBB tristate "GXBB and GXL SoC clock controllers support" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_VID_PLL_DIV @@ -86,7 +86,7 @@ config COMMON_CLK_GXBB config COMMON_CLK_AXG tristate "AXG SoC clock controllers support" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_MPLL @@ -136,7 +136,7 @@ config COMMON_CLK_A1_PERIPHERALS config COMMON_CLK_C3_PLL tristate "Amlogic C3 PLL clock controller" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_PLL select COMMON_CLK_MESON_CLKC_UTILS @@ -149,7 +149,7 @@ config COMMON_CLK_C3_PLL config COMMON_CLK_C3_PERIPHERALS tristate "Amlogic C3 peripherals clock controller" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_CLKC_UTILS @@ -163,7 +163,7 @@ config COMMON_CLK_C3_PERIPHERALS config COMMON_CLK_G12A tristate "G12 and SM1 SoC clock controllers support" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV select COMMON_CLK_MESON_MPLL @@ -181,7 +181,7 @@ config COMMON_CLK_G12A config COMMON_CLK_S4_PLL tristate "S4 SoC PLL clock controllers support" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_CLKC_UTILS select COMMON_CLK_MESON_MPLL select COMMON_CLK_MESON_PLL @@ -194,7 +194,7 @@ config COMMON_CLK_S4_PLL config COMMON_CLK_S4_PERIPHERALS tristate "S4 SoC peripherals clock controllers support" depends on ARM64 - default y + default ARCH_MESON select COMMON_CLK_MESON_CLKC_UTILS select COMMON_CLK_MESON_REGMAP select COMMON_CLK_MESON_DUALDIV From patchwork Fri Apr 4 11:56:58 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 1835 Received: from mail-wr1-f49.google.com (mail-wr1-f49.google.com [209.85.221.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC3FE1EB1A9 for ; Fri, 4 Apr 2025 11:57:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767826; cv=none; b=kxgVFaUgWqVnhI1TwDwW1TgG9zn81XV2JzP1ld87PszuoK1RdjGQINCCoTwdyYE3oivZmvjgIxgmwlVKthbjNC9FCzsgw/aHsIGKnuPPSCqTDnd47Et8a8SnVb+jeQQsKw6Zg6O35EI0kCqNuN+5rKOQUrkBqYbqmvFd7KqqQxE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767826; c=relaxed/simple; bh=d1fAb3fHPiIYP5vnZt7mimC59KcGXB/kjjU+riDZhLM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=RIa27vhAibVs76Ar1VFSCAbQB4ELOq3evG7QB4cdyCi+pZ5vS1YoNdDdeJe5NnEc0QPvdtY+XgUCVFvwxVMEsH780TOTXifk39BGHV7mF8DGPQT9XKOXbEFAWRZNzCts9hi95T7qAGda5kUGIkD9QS43sC1enjsWRpmIrWHcjXs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=emPvZE5Q; arc=none smtp.client-ip=209.85.221.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="emPvZE5Q" Received: by mail-wr1-f49.google.com with SMTP id ffacd0b85a97d-3913290f754so218058f8f.1 for ; Fri, 04 Apr 2025 04:57:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743767823; x=1744372623; darn=lists.linux.dev; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=rP6n61SWekMknO/zRlSYN14fVYP5G3VDX27XosLbmfk=; b=emPvZE5QN+c3aXZURf+8ONwhJq5oNY9FnhYLqKmfmfK9KqKtv2BNOmytY+TRWUpqgL 9mJ0i7PzqHxxSxuv2DHpWM+kUOjM0W+qd0b82Faau80LS7K6WpfMJzKNLEOm5Wb+Dw1R F8q3DcnT0txDsvLV4+JErYWH3XaLSgBdXqDhPKqpCniNmDdAfJlve5mEsJw+zJLe+R5v FEUl/UAPc7XNfZ6i+xaKQOMBXZi78DB0J+LvVTZflvNGWafo4qkQV0XWVgxszde7LTTV +kPMwFwd9mZdbeZOeBqL1dr5A62WrJxl4ZVeR06oheTdkc1Pg8RwJzDQPpsfMKqcw1xA ro+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743767823; x=1744372623; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rP6n61SWekMknO/zRlSYN14fVYP5G3VDX27XosLbmfk=; b=UKSkEjClY58AdsOlFvlc9KHnij44VTU6kl9o2h55HYbv2kZwf9Vd8RGnmosv1ozHCO bZh4OQu6/SZcA8m2ZcF0GZUF0ZGSdxsUiUcQ4Q3MT6KoP+1oIyemexZtTd2GULHOExD8 RQjyFsLnjygxxO0QykVEJ3Cy0E+8s/W38/5r3M9FgVDnrabIKS+/sT7+2PvcsMcNw4oC iLwSFPkbDPGwkLMEh0mDHfiVWUXTILuQ83VyoMNLRB5+D4R+6KTi0b0hvfoNsMxJ8ZUD aN9yYDvtqAxyrUiRr41dUU89xf9SgU9u0rFngR7Y/H+cJ+5i8zhA1WcX5QrJyhp4imqN gTMg== X-Forwarded-Encrypted: i=1; AJvYcCXJhEpHk5NVz4T6TpUpwK9KVorUdPWRfgwLSwmAHoy37lmYJW6vfaOGNj2zPc9cTwlGoipxrgQgE8Pd2w==@lists.linux.dev X-Gm-Message-State: AOJu0YyEC4hCyYjz9hUzhT1bg346eAt1T6k0UVkts7hbqoIb1Q6wq4ru RDE+k9bdBbpM9DubeLecDgejCLM5GhRuH0lUPu/HZqnV9LSBPOtAuuT76K/ZS7g= X-Gm-Gg: ASbGncsbWgo3Qk9HH1la4peP5b2hISjdXjHu3spXqClKEvqgsUO+NlWuy1uC7qVhZCC 6vmEl5OiAkHsjLSq3hoSeO8WMNN4iBbfCxrYhtRFMiph+UW1GDUBuQjA6+Hb663czGdiZQEDGaq eDZ6MaGwzpagDMxXBFtIHmPTKr1rQIVdpIK9qB+p/bgjuhQes7mzRXutU0gk+cKaAzqgZ1if2e4 3frNkMGQ6M7T3PduV6tH17/1YyTrSW3nkgEXnHwMr0QrdSrVGrDyXo/WD2N5lO8XaUT6eMoZc7G +WT2Advd8P2czEky2h6V+czQC6HIZAnqFSkakDFvEj8AfMfWvs3OKD4lWFlU3Fs= X-Google-Smtp-Source: AGHT+IGREdRnQ2gEflgpMySypGT2xrFpTeuT80iZBzxVkRizH3MB1Iv/GdfxP0Mu67TBThpOTa6MIw== X-Received: by 2002:a05:6000:188e:b0:39c:266c:dae with SMTP id ffacd0b85a97d-39cba936215mr862740f8f.11.1743767823172; Fri, 04 Apr 2025 04:57:03 -0700 (PDT) Received: from [192.168.1.26] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec364cb9asm43842815e9.31.2025.04.04.04.57.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Apr 2025 04:57:02 -0700 (PDT) From: Krzysztof Kozlowski Date: Fri, 04 Apr 2025 13:56:58 +0200 Subject: [PATCH 2/5] clk: nuvoton: Do not enable by default during compile testing Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250404-kconfig-defaults-clk-v1-2-4d2df5603332@linaro.org> References: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> In-Reply-To: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> To: Neil Armstrong , Jerome Brunet , Michael Turquette , Stephen Boyd , Kevin Hilman , Martin Blumenstingl , Maxime Coquelin , Alexandre Torgue , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , =?utf-8?q?Emilio_L=C3=B3pez?= Cc: linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-sunxi@lists.linux.dev, Krzysztof Kozlowski X-Mailer: b4 0.14.2 Status: O Enabling the compile test should not cause automatic enabling of all drivers. Restrict the default to ARCH also for individual driver, even though its choice is not visible without selecting parent Kconfig symbol, because otherwise selecting parent would select the child during compile testing. Signed-off-by: Krzysztof Kozlowski --- drivers/clk/nuvoton/Kconfig | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/clk/nuvoton/Kconfig b/drivers/clk/nuvoton/Kconfig index fe4b7f62f467048b7c86890972d55faebd066947..e7019b69ea74824de6943108f30ec259aa52e5f4 100644 --- a/drivers/clk/nuvoton/Kconfig +++ b/drivers/clk/nuvoton/Kconfig @@ -4,7 +4,7 @@ config COMMON_CLK_NUVOTON bool "Nuvoton clock controller common support" depends on ARCH_MA35 || COMPILE_TEST - default y + default ARCH_MA35 help Say y here to enable common clock controller for Nuvoton platforms. @@ -12,7 +12,7 @@ if COMMON_CLK_NUVOTON config CLK_MA35D1 bool "Nuvoton MA35D1 clock controller support" - default y + default ARCH_MA35 help Build the clock controller driver for MA35D1 SoC. From patchwork Fri Apr 4 11:56:59 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 1833 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 827401EEA2C for ; Fri, 4 Apr 2025 11:57:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767828; cv=none; b=VXEYRYgZ0v5lCbclVKAR6zQqvaUzweZQhxrBUFf/EVjCkwCpptt86Gcj0VVZ7Ta1vyWmJxQJ61RKYUFQ/CBAvfn+mVY9x4bOWOrZA7fEmrXYTgyE6rHrXlSB+emrmIPYqhMtkfv2EPNEdYJh361NfCW1uLip//bx47BMGSXrs5Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767828; c=relaxed/simple; bh=YI259iMximjELrxM/8u/Qw6/mJUi2mzFrILZsHdPMf0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FPZuhvbbdV16LZOoE8uh3PdVSr1SDymCJw8a8FevDinpbCQ8DussyQMKMMfYOwwud7L4tNSSeRJ4YMSa31ihCdrPk7l+YCnLLBfT7I9cQE7W1DrKcuYIHOM83RIcYofumTiYlO+yPgFz9kmv8JpmTU+iuLUIkN+wzDQyJ8cP+mk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=LxG20Yw5; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="LxG20Yw5" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-3912622c9c0so192215f8f.3 for ; Fri, 04 Apr 2025 04:57:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743767825; x=1744372625; darn=lists.linux.dev; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=gxJBcAGGDyzbDLJAvfdPdyWxOOxD5U4tNFwB4IbsSu0=; b=LxG20Yw5vU65BrOAhrfpVIo7LWgEp7ValBdh1kBBhYaI5WrzICRzQq+lHLHpVZn3/Q Q6eizyikOu16rax/fWlWuTTsD3soR2A6KRVKlHc343O4DDGhCOMaLY0p/jtlCYoAYjCB ayjN9vM7JceBZHOllIgcvRGy9RQLIKs3c+uUtRAbs7APYFy5O+Ossyuqv9MwDN6Rn4X/ syxPEGV0o+XS9lax6180RFs4aajFs8d4uut9r1mb0ZEGR4cj9DK30iA9agfrkGJ4dLxE jwH7LsfC0M3w0k1rAX1r8dyalsmKmiBrzP2oyq5pNU3cWynraP+Gxjqaoc3yLIZQLLWI gjIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743767825; x=1744372625; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gxJBcAGGDyzbDLJAvfdPdyWxOOxD5U4tNFwB4IbsSu0=; b=t6MOXyYuyYBw//R4avrJ/vzkNiqbUUDSlN89+m7ohp30LwADVLPDNsyqMROTPUtO45 7H5aW1ZkykCeToA54ru8VLr9ps/F87G30tPdeD5RkC3SdrCwwRzosnhb2016wiUEQSLU XxfzK7SQVfSMs4FB/krnkdY2Gdfwo++N4pTO49Xy+BTW977eae3drMqMjhRBdxky+qgz pxC/kqASeQKaIug69sTmDjtXEyMl9alzSo3fDvIJ5mSDDHv8dUstfMbJ/Cv6ZTpmmiCE iwxbd2Ewl64AGxPKaSevBx88sz44QS9cHhu8qsyBtrRUELbH9ocjTejbulGb8S0EXt6i p/MQ== X-Forwarded-Encrypted: i=1; AJvYcCVg2l8GESf6Z0E96bkpu14I74RULNndF1SUGo9fLq23Sne29KJcfN2ToplOtYLb1qwG9HfF84X7ztmppQ==@lists.linux.dev X-Gm-Message-State: AOJu0YyyU15MAiwrpPoPJKsMfr1XC42RUkVHryZzovAjBgjry1ZMLlWy qcUfk4q7IwbxMSLtWd/GC4kjNbEkgvDtn0a+QL7V9JTdqZ2eHdb/R3BO4NEhR2E= X-Gm-Gg: ASbGncsxAXpKHMQC0Ws9n7vTHRmCh2649xKKiOyQbrGwAVGGeXwVD22g51aIMfvtt9t s17MMr+sl9SuUySejHyWhrV/d9moOZURCgIjUkz/lOZCXzwhqxUMV2K4VG50PDZzLglULWGRXjd Y05QAOUFhSc+SEAeJy51/osSiaL+Jdc/NG6bBS7DOeSVYEioxHhtUmeW2c9WXDnHl/bBgH4N5z3 whvgwURWFzeWNwtFknZRXYFWhQJVgCIl84mFFjOFbKUsOD3RUfc4ju2UMleTUbvA4FKsjnCXavL stPTLq64OhL5ryjT6y+GLmCowBRPlXrGW0nrgOw5z1nvpppsK3rYRbB9UIag8z3JoYR5TN5Ivg= = X-Google-Smtp-Source: AGHT+IEbqWVdAZjF0/qLy/H0JxxfBZjOz1OHqDHaLpBpQad1gKc6l1hGJIvzr71knts2F+y5b2ubng== X-Received: by 2002:a5d:64c7:0:b0:39c:1258:17d7 with SMTP id ffacd0b85a97d-39cba94bb2bmr852989f8f.16.1743767824815; Fri, 04 Apr 2025 04:57:04 -0700 (PDT) Received: from [192.168.1.26] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec364cb9asm43842815e9.31.2025.04.04.04.57.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Apr 2025 04:57:04 -0700 (PDT) From: Krzysztof Kozlowski Date: Fri, 04 Apr 2025 13:56:59 +0200 Subject: [PATCH 3/5] clk: stm32: Do not enable by default during compile testing Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250404-kconfig-defaults-clk-v1-3-4d2df5603332@linaro.org> References: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> In-Reply-To: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> To: Neil Armstrong , Jerome Brunet , Michael Turquette , Stephen Boyd , Kevin Hilman , Martin Blumenstingl , Maxime Coquelin , Alexandre Torgue , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , =?utf-8?q?Emilio_L=C3=B3pez?= Cc: linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-sunxi@lists.linux.dev, Krzysztof Kozlowski X-Mailer: b4 0.14.2 Status: O Enabling the compile test should not cause automatic enabling of all drivers. Restrict the default to ARCH also for individual driver, even though its choice is not visible without selecting parent Kconfig symbol, because otherwise selecting parent would select the child during compile testing. Signed-off-by: Krzysztof Kozlowski --- drivers/clk/stm32/Kconfig | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/drivers/clk/stm32/Kconfig b/drivers/clk/stm32/Kconfig index dca409d52652213cfbd8d5ecf1a339ea53ba5d52..4d2eb993ea0838d408ff5b1e5b6d028cbcaa9301 100644 --- a/drivers/clk/stm32/Kconfig +++ b/drivers/clk/stm32/Kconfig @@ -4,7 +4,7 @@ menuconfig COMMON_CLK_STM32MP bool "Clock support for common STM32MP clocks" depends on ARCH_STM32 || COMPILE_TEST - default y + default ARCH_STM32 select RESET_CONTROLLER help Support for STM32MP SoC family clocks. @@ -14,21 +14,21 @@ if COMMON_CLK_STM32MP config COMMON_CLK_STM32MP135 bool "Clock driver for stm32mp13x clocks" depends on ARM || COMPILE_TEST - default y + default ARCH_STM32 help Support for stm32mp13x SoC family clocks. config COMMON_CLK_STM32MP157 bool "Clock driver for stm32mp15x clocks" depends on ARM || COMPILE_TEST - default y + default ARCH_STM32 help Support for stm32mp15x SoC family clocks. config COMMON_CLK_STM32MP257 bool "Clock driver for stm32mp25x clocks" depends on ARM64 || COMPILE_TEST - default y + default ARCH_STM32 help Support for stm32mp25x SoC family clocks. From patchwork Fri Apr 4 11:57:00 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 1832 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 26CA31F461C for ; Fri, 4 Apr 2025 11:57:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767831; cv=none; b=AhoYyHb4CeqL/9kyIe34TUc7QUn1MWgVK4EVERmMJtgL6l0YhUL/O33aPUrjb9EVBQFRWkwyNGMNude+CK/nnGDwIlT4Z8J5LdH/LnIqIYZJtfFP9A2rqYO9+Zt10Xu3MpJRoPyJkj432cVPJ5hm9r1s79xx50EPHLizSlPzDKQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767831; c=relaxed/simple; bh=uxxC2+rJC3Z2VSNCxxoKI1uj53Ey55YFQVhXgUJlMmI=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Bw3JHn3bDUPs1emL0OYpxHU1GmJWEPbnRRS+48krJ8/FwoUlZiw923hEpFOB3oS3vYxGLWhiBoyblGaRVMntm7U6NpQNO/219YDNzIP/1Rq6juqQWY0QSE8/K2drnzQrZenHj8Gy9R9gSsZ2DLYj90itQEC/o3U0BBngEPjisVc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bah9svhQ; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bah9svhQ" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-43d16a01deaso1615685e9.2 for ; Fri, 04 Apr 2025 04:57:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743767827; x=1744372627; darn=lists.linux.dev; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=dWTh0iUxbFDZj1OSxB2YpSs0Atj06C+ykZmPKxNCsxA=; b=bah9svhQP+NWIL3FsfzE5nAI9bT2kjJ5LHQOjfaGmtw1yTfM1Pj8hBGUg5BQwmaTxi wEt5tVnLvRIweAxJJmePQtyQim+0KzFgGHWJjpazagF7JtzgGfwjkFRMQfFU3Or0rxW2 Rvc+FI8i9CGs0686PeDlMn1oROUk081O30Wf5/jWJ/nH3rr7sD1PIhIjt1l0wfgsecUM q5BkcAN35nKrg91Jk5Wj6/NMMD6Le+oPpPMrIdhdWn219ToqlVwf96y73W8TKcVNP9Ff 4A6KnygK5N6S3G1toMtM0MRERgAyH/xT/VS9Ir5Vg6HZkcqBndJMhiFMPs+UWZEra2KQ OabQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743767827; x=1744372627; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dWTh0iUxbFDZj1OSxB2YpSs0Atj06C+ykZmPKxNCsxA=; b=m6cRfOvG2kQs1kL6Yd1ibU3sRC9kC/Kdl59wLryOmAdF01WO8kCtbkE+DaFh/t6x2P E+shI8f8DXk6CerxT2HDfAEVCCYr+oSTGdqK3hLEa/NnwcdkIMijd54KhyVcHd/Fx4nu WnNTIBaj2+P9oGewdt+yXeUtbmnBSsWOkkUaGR8bKpDPOnOCv+81AwUfW4aoo22Ja1Nb lan8l8weA7Z7AbJMP0SxXLiNlkmo+kmOe9Y2XBTQ6qth1k+ufqOB+a/wC2Hx8nl+Du7S LE7pJsj8gSjt4uq+dp/HiQQa45LeVJi+Jz2+/Xjsw90WO9z/uhJ7Xqd/xbbSMZg2r0TD ZmEQ== X-Forwarded-Encrypted: i=1; AJvYcCXlQnQhgpwPsbVzHzPspe4tXnJjw/Y2VDb1ormArZq23No6smADuXTJ7PDLmyUk2PdYfbxdMVUDNIR4Aw==@lists.linux.dev X-Gm-Message-State: AOJu0YxCXRXshHtBS0wEWFolvZo/cV3RhsgPi0TffZzUIi2TwMjrZcK7 ZmMYKBVCIXa8N1e7g8II0j7KUOJaG7MV4tIwSrjdNtqtw0Zq6ngg/q7wbZHG028= X-Gm-Gg: ASbGnctBNE1uVU1DysYTSaQGaxVAABnHFZ3MwdC7/veh6tjj5tNysT2EsP+aowH2g7Z 7Xp1FCqjQyfX02daJbQnATpXrlKc7DeDPuMx0XXyKoAQgz9rXsHTNBkCex9O4c6pyX9Js5SrnWr m4NbJnwcPhypExjYIRz9r3AwD0mAjwdNwuflHBZ5rEUlSvCuq4ervynPh8i+d55vJBLG7KJhWyo uDTFZC1ZrNGNx2zl+XfcfgeAKpGrs6sEvg29duH2DaLyenaYbxDmzvPF7TFTLBh8W1N9rx+3Ceo l1MdONtR0iNr3dB7wMrlhWWDN+Z8kC/XGx54LYtlt3HmfOZJ3EAgUDxfTkSo+D8= X-Google-Smtp-Source: AGHT+IHHD7HuendpPytpQj7rstsIi+Mc3ng61xMnf8Qu66Hus393p51dcdiyAL39bcJzERvr8KKSjw== X-Received: by 2002:a05:600c:848d:b0:439:a3df:66f3 with SMTP id 5b1f17b1804b1-43ecfa18ba7mr9352835e9.6.1743767827420; Fri, 04 Apr 2025 04:57:07 -0700 (PDT) Received: from [192.168.1.26] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec364cb9asm43842815e9.31.2025.04.04.04.57.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Apr 2025 04:57:06 -0700 (PDT) From: Krzysztof Kozlowski Date: Fri, 04 Apr 2025 13:57:00 +0200 Subject: [PATCH 4/5] clk: sunxi-ng: Do not enable by default during compile testing Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250404-kconfig-defaults-clk-v1-4-4d2df5603332@linaro.org> References: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> In-Reply-To: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> To: Neil Armstrong , Jerome Brunet , Michael Turquette , Stephen Boyd , Kevin Hilman , Martin Blumenstingl , Maxime Coquelin , Alexandre Torgue , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , =?utf-8?q?Emilio_L=C3=B3pez?= Cc: linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-sunxi@lists.linux.dev, Krzysztof Kozlowski X-Mailer: b4 0.14.2 Status: O Enabling the compile test should not cause automatic enabling of all drivers. Restrict the default to ARCH also for individual drivers, even though their choice is not visible without selecting parent Kconfig symbol, because otherwise selecting parent would select the child during compile testing. Signed-off-by: Krzysztof Kozlowski --- drivers/clk/sunxi-ng/Kconfig | 48 ++++++++++++++++++++++---------------------- 1 file changed, 24 insertions(+), 24 deletions(-) diff --git a/drivers/clk/sunxi-ng/Kconfig b/drivers/clk/sunxi-ng/Kconfig index 5830a9d87bf25d536ac787fe83669c64c8214952..8896fd052ef1784d60d488ab1498737c1405deb2 100644 --- a/drivers/clk/sunxi-ng/Kconfig +++ b/drivers/clk/sunxi-ng/Kconfig @@ -9,123 +9,123 @@ if SUNXI_CCU config SUNIV_F1C100S_CCU tristate "Support for the Allwinner newer F1C100s CCU" - default y + default ARCH_SUNXI depends on MACH_SUNIV || COMPILE_TEST config SUN20I_D1_CCU tristate "Support for the Allwinner D1/R528/T113 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || RISCV || COMPILE_TEST config SUN20I_D1_R_CCU tristate "Support for the Allwinner D1/R528/T113 PRCM CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || RISCV || COMPILE_TEST config SUN50I_A64_CCU tristate "Support for the Allwinner A64 CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN50I_A100_CCU tristate "Support for the Allwinner A100 CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN50I_A100_R_CCU tristate "Support for the Allwinner A100 PRCM CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN50I_H6_CCU tristate "Support for the Allwinner H6 CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN50I_H616_CCU tristate "Support for the Allwinner H616 CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN50I_H6_R_CCU tristate "Support for the Allwinner H6 and H616 PRCM CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN55I_A523_CCU tristate "Support for the Allwinner A523/T527 CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN55I_A523_R_CCU tristate "Support for the Allwinner A523/T527 PRCM CCU" - default y + default ARCH_SUNXI depends on ARM64 || COMPILE_TEST config SUN4I_A10_CCU tristate "Support for the Allwinner A10/A20 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN4I || MACH_SUN7I || COMPILE_TEST config SUN5I_CCU bool "Support for the Allwinner sun5i family CCM" - default y + default ARCH_SUNXI depends on MACH_SUN5I || COMPILE_TEST depends on SUNXI_CCU=y config SUN6I_A31_CCU tristate "Support for the Allwinner A31/A31s CCU" - default y + default ARCH_SUNXI depends on MACH_SUN6I || COMPILE_TEST config SUN6I_RTC_CCU tristate "Support for the Allwinner H616/R329 RTC CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || ARM64 || RISCV || COMPILE_TEST config SUN8I_A23_CCU tristate "Support for the Allwinner A23 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || COMPILE_TEST config SUN8I_A33_CCU tristate "Support for the Allwinner A33 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || COMPILE_TEST config SUN8I_A83T_CCU tristate "Support for the Allwinner A83T CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || COMPILE_TEST config SUN8I_H3_CCU tristate "Support for the Allwinner H3 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || ARM64 || COMPILE_TEST config SUN8I_V3S_CCU tristate "Support for the Allwinner V3s CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || COMPILE_TEST config SUN8I_DE2_CCU tristate "Support for the Allwinner SoCs DE2 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || ARM64 || RISCV || COMPILE_TEST config SUN8I_R40_CCU tristate "Support for the Allwinner R40 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN8I || COMPILE_TEST config SUN9I_A80_CCU tristate "Support for the Allwinner A80 CCU" - default y + default ARCH_SUNXI depends on MACH_SUN9I || COMPILE_TEST config SUN8I_R_CCU tristate "Support for Allwinner SoCs' PRCM CCUs" - default y + default ARCH_SUNXI depends on MACH_SUN8I || ARM64 || COMPILE_TEST endif From patchwork Fri Apr 4 11:57:01 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Krzysztof Kozlowski X-Patchwork-Id: 1831 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CE73C1F4723 for ; Fri, 4 Apr 2025 11:57:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767832; cv=none; b=HUMB8FqWRtAAHO30S5Ns4PKkWJDOEDR3kIEc5+0vw0X7NIM8vJ4RqtS2BIulQpmt03wKiOcMY7zoUJ9C5J3HHBhbpZnEA5ug64uryNMYYcjVszTY8Cqgh5rSKsiDXYeEtTeIe0tm4OjSHzHxQZpU3PmM8NnwetMK7EpJB9KA+Rw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743767832; c=relaxed/simple; bh=bQj/x/W9Ry/V3hdmp39LWSNOcVVmkCtarcvTt5OTXVM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LLdZFV7LWhL+9IsFBk4uiM7zlHiStutYOT7Pbi1fcowqhAI4rr9RCBSV57IgnaL2HLJc3LnGbJZEp6THnoz4no1ooRYDOOvJsvAGcRmibHrLuHijqeXTcNJ8BzMCIe3cRlaqXxwLDhYfEcztgPCQMs1OJOlp9hMdogogLaVATQ4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=EM15KxlH; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="EM15KxlH" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-43cee550af2so1880925e9.1 for ; Fri, 04 Apr 2025 04:57:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743767829; x=1744372629; darn=lists.linux.dev; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=d106TqNSzkY12ISczNEwfjZ5zhpWhqK85bfmJ3moKtE=; b=EM15KxlHOut5Ddl63TPgXC6cA5xrGTyWBkjHC/3fuZAkT6cU1hh1ATG8AqkUUJ7b0P OcYrIVuDKTwxPdw3bJYrnDchunIW87PjX8Rb7JRvj+aXGsooDe213Oq5kbfWDLVrbu4u 4gOlb8OQX9py8750a2EurXLUwkdLqataTqoMvybmSQtChpGngk9s/0W0TPSiV0Q6Bh7M 3/oSp4qk7ifs7SaCoCyI5wHN7G6l+4ghOdOkHzRpSXyK7K5iHGOQyKVzC6C0bYTM1KK7 qs2/PsCB1vXAyE2RANbv1R2n/KRf+G6i1qWXsgPD0+HAIGJck+8I40ojhHg+FpAR1+PH j2Fw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743767829; x=1744372629; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=d106TqNSzkY12ISczNEwfjZ5zhpWhqK85bfmJ3moKtE=; b=qaK1UDL6EaEB4fXn7pYtn9RAIhIyae5MrF5tlTDBoLzM8UTZUW1VetUiyJQhqxEkPg x3PTImG50Y/r3ec+S6/58NVxRGLJ52CqYa8BMvPmGgvPRZB5rfaH37mkLOwBLL0Vg0js wUVV6KDp/NYJ+YOrxNyKzZjDEQTYAxDhcmITIjfVX2FRWrcWdz7SvmmMq3l3ZxAs8yvn snbqIFgeCYLZQGKR1TUBY4J5I31iraWozf4/QwPOQWZcLIHkQMFxQU3gIbKa8MUpF/mW Jk78GtWcxHrZAoF1peCZE6oIF+QRGYkj//kKb5u4KLKNsRG6OXHR4JzdpEywERDNgs8g IRtQ== X-Forwarded-Encrypted: i=1; AJvYcCW1fITA43b3lCxn3jZnnqeFNzIqYFYOIs1eOJCxIjNTkkMr/pX0ekd/5so9MLe5ZXebgzotRRwsDf4R1A==@lists.linux.dev X-Gm-Message-State: AOJu0YysDpIXFYRwox31rOnKaUMojME1prSr9p8Yexj6lng6QJnU7yGZ owlrqFp7UE77O589V1gOBRzLyBIUcIp+88XipZD2mzvVRnSPUs2YgCqqPLEPr5U= X-Gm-Gg: ASbGncvPvPaWkdtiKMiD63nOJpB6PoO2BILOzrObCP3CBaSd6fnLjgZIDM5ipoS1gRe aai8LlTUXYp3uJyz/3+XpFhpRK3I3NGcYc4pvClnS+3KhWRcTGOqfzjJC0QxOfjfx69gL0/Wjpd B+KZSspDdtgfJa0u5YDg/nqao9tcpfWeB8kYIcouvOAgq0KYMiGhnbRjmoD3vPdoK1lB4kdwdis WuA+clskyRaaHUjFgOnk4t831H0fnUxczYlkzdMlOOggB5P0hShrdOZMYw97I3vjdAjw0Xycqz2 XxQZ/AdNZ/Jp/ckMwk4gPrBmHdkS3lsO7l9AVGxs/LeO6AInrC3saTpRH1uP8rk= X-Google-Smtp-Source: AGHT+IFUn3Ncq3UJFAd17WQ9Pi1CnRMlttoznJGCzpSMvyRtLW9B9mLaVZY4lCtohUQhqeiWfvicpw== X-Received: by 2002:a05:600c:3592:b0:439:9ec5:dfa with SMTP id 5b1f17b1804b1-43ecfa18f83mr8121025e9.7.1743767829072; Fri, 04 Apr 2025 04:57:09 -0700 (PDT) Received: from [192.168.1.26] ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec364cb9asm43842815e9.31.2025.04.04.04.57.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Apr 2025 04:57:08 -0700 (PDT) From: Krzysztof Kozlowski Date: Fri, 04 Apr 2025 13:57:01 +0200 Subject: [PATCH 5/5] clk: sunxi: Do not enable by default during compile testing Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250404-kconfig-defaults-clk-v1-5-4d2df5603332@linaro.org> References: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> In-Reply-To: <20250404-kconfig-defaults-clk-v1-0-4d2df5603332@linaro.org> To: Neil Armstrong , Jerome Brunet , Michael Turquette , Stephen Boyd , Kevin Hilman , Martin Blumenstingl , Maxime Coquelin , Alexandre Torgue , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , =?utf-8?q?Emilio_L=C3=B3pez?= Cc: linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-sunxi@lists.linux.dev, Krzysztof Kozlowski X-Mailer: b4 0.14.2 Status: O Enabling the compile test should not cause automatic enabling of all drivers. Restrict the default to ARCH also for individual drivers, even though their choice is not visible without selecting parent Kconfig symbol, because otherwise selecting parent would select the child during compile testing. Signed-off-by: Krzysztof Kozlowski --- drivers/clk/sunxi/Kconfig | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/drivers/clk/sunxi/Kconfig b/drivers/clk/sunxi/Kconfig index 1c4e543366ddb76c1669b577c1ac337dc1be616f..5e2f92bfe4120981ab68b175dce798ac8b3268b0 100644 --- a/drivers/clk/sunxi/Kconfig +++ b/drivers/clk/sunxi/Kconfig @@ -2,13 +2,13 @@ menuconfig CLK_SUNXI bool "Legacy clock support for Allwinner SoCs" depends on (ARM && ARCH_SUNXI) || COMPILE_TEST - default y + default (ARM && ARCH_SUNXI) if CLK_SUNXI config CLK_SUNXI_CLOCKS bool "Legacy clock drivers" - default y + default ARCH_SUNXI help Legacy clock drivers being used on older (A10, A13, A20, A23, A31, A80) SoCs. These drivers are kept around for @@ -19,14 +19,14 @@ config CLK_SUNXI_CLOCKS config CLK_SUNXI_PRCM_SUN6I bool "Legacy A31 PRCM driver" - default y + default ARCH_SUNXI help Legacy clock driver for the A31 PRCM clocks. Those are usually needed for the PMIC communication, mostly. config CLK_SUNXI_PRCM_SUN8I bool "Legacy sun8i PRCM driver" - default y + default ARCH_SUNXI help Legacy clock driver for the sun8i family PRCM clocks. Those are usually needed for the PMIC communication, @@ -34,7 +34,7 @@ config CLK_SUNXI_PRCM_SUN8I config CLK_SUNXI_PRCM_SUN9I bool "Legacy A80 PRCM driver" - default y + default ARCH_SUNXI help Legacy clock driver for the A80 PRCM clocks. Those are usually needed for the PMIC communication, mostly.