| Message ID | f371aeacc81b069f5279fa0e2e8f58afc3902c35.1760312725.git.nicolinc@nvidia.com (mailing list archive) |
|---|---|
| State | New |
| Headers |
Received: from PH7PR06CU001.outbound.protection.outlook.com (mail-westus3azon11010002.outbound.protection.outlook.com [52.101.201.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0FE017081F; Mon, 13 Oct 2025 00:05:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.201.2 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760313961; cv=fail; b=TKiDcg6cHf2TDzjoyqdFMjDPaM3i/yFmf4xWUoOTfO1qd3dTVM7EoQW2gud/1HphR+6JKfmyqsOEvFyupeuocDPwVd01l8ZxLYIk2kTwn5UJwsf0x1pCISDe/hapMB1BSdNjz6oOBNS6IgAPycP5lD3XFpsV2n9pFxAkDNJ1Wjw= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760313961; c=relaxed/simple; bh=hf9URtIB6b8I4ZAf2QKi6STYGKSa1yW/vwGtW/a3fys=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Uqdb5BdjewquhZ84Hoq445+HpYKzlZs8i05V0cJ4AAI3HONAIf7vKDaGC1cjo9lulS/ccyX2LlnDE9EtCCcYGFsV44/hJn/2fuD88CBeY57xjZb1KRELstGipYiz38v+ggm+0rFUytX3QiHEJg+Cb6hJP9iVhLtZbingn2T1zdE= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=JLKOqKox; arc=fail smtp.client-ip=52.101.201.2 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="JLKOqKox" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=qFg1TXGgLHUflvBajhJvWDP8KuQDakfiZvUPtM1iz/ytdg72p1ntggDbFv5yXOTR4DFZbF/oS90mm0gSXUTXAIkltpA9bnwysgtM2V77MhkWE3klUzryyEzMjmJASgJkSieMPASYp8ACe6TE3W2Q2eOsyuDFP95wkF0oP+JyusH17ZyDMvbBwcKJHiLGqa3n0BIXy9/Z7ObUKqiqnd6uZjJDn84+tPLZ+dOWgWA6jS7R3bVlW5eYrDA3LnPtMhyx+H2jNrvb8KfVM6eO7tfBy6jLjIBEcXM7iPuaKfVXbzXe1FznWiI5KWbWOSarOpJJgOC75sKst3BRb/KIpQwj7w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3v0/G/vWFpwNFlvBx1Xplw6jWYY18YMwHMSdAL9y5WM=; b=ybhrwsixJYt+ABRHef6WWW07KMX4G6MFyoj9zEgLc403uHN9vfuRzgYYcTeSZWqGVYDaRQ4n8q5vlw3wyGxzZuW/9+LzUAfXCTQXSbQYoJ7+UjHUVtXUdlra3XqmNkmRQK1oR7yNXl7h6VFSjzu5v1pd/+wYXFVcwDKK3uknWSfOfG+fIYSZ+v/3g3Ckdf8eo4DzZp857nfsqNtZh8Rc22niqhc2WJHhatGzcnt4OLv+7E7pz7qXtgx9KEUl75Pg1fSJ4391cfX9Zj9vncKRij1X+SmMh8HrGPamqB3fXiCgfR45mrkLPZ7+cXuvvUcf/Ls1pS4tk0OzB4D+qIjtTA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=8bytes.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3v0/G/vWFpwNFlvBx1Xplw6jWYY18YMwHMSdAL9y5WM=; b=JLKOqKox2HWEmzbQjA4wmvZE3lp55xVLwOjM+euGWYNcopFA/0OeOUyqBh+SCMDoASf2fXuWhL1ZrRPbEg4ipE2rgTw9RrmMDPmcJ3Q5OjsFfncuHTKm1JtqcryR8iKO4YVVBAuyrqd20nGPWJhSYkPzpfPJnF+5xnrlWY5Fkn2M6R2AdxW4x2O7YIQuAyyZubsC2irNrWZ7G9qUVDvNcCitc+5GH+ftDrmnnI4IKMUxoGCkk3y88gbasMkmzqnI/EyTHM+Y7bB7VN/kNUpgysnsPtDovPw3P4dwX10A76tVXvFjh+tXOBhz2t7uXa5T7ROzdgct2zOw6BryyTxafA== Received: from CY5PR17CA0014.namprd17.prod.outlook.com (2603:10b6:930:17::23) by IA1PR12MB6556.namprd12.prod.outlook.com (2603:10b6:208:3a0::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9203.12; Mon, 13 Oct 2025 00:05:55 +0000 Received: from CY4PEPF0000EE3C.namprd03.prod.outlook.com (2603:10b6:930:17:cafe::b7) by CY5PR17CA0014.outlook.office365.com (2603:10b6:930:17::23) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9203.12 via Frontend Transport; Mon, 13 Oct 2025 00:05:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CY4PEPF0000EE3C.mail.protection.outlook.com (10.167.242.13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9228.7 via Frontend Transport; Mon, 13 Oct 2025 00:05:54 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.34; Sun, 12 Oct 2025 17:05:31 -0700 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 12 Oct 2025 17:05:30 -0700 Received: from Asurada-Nvidia.nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.20 via Frontend Transport; Sun, 12 Oct 2025 17:05:28 -0700 From: Nicolin Chen <nicolinc@nvidia.com> To: <joro@8bytes.org>, <jgg@nvidia.com>, <kevin.tian@intel.com> CC: <suravee.suthikulpanit@amd.com>, <will@kernel.org>, <robin.murphy@arm.com>, <sven@kernel.org>, <j@jannau.net>, <jean-philippe@linaro.org>, <robin.clark@oss.qualcomm.com>, <dwmw2@infradead.org>, <baolu.lu@linux.intel.com>, <yong.wu@mediatek.com>, <matthias.bgg@gmail.com>, <angelogioacchino.delregno@collabora.com>, <tjeznach@rivosinc.com>, <pjw@kernel.org>, <palmer@dabbelt.com>, <aou@eecs.berkeley.edu>, <heiko@sntech.de>, <schnelle@linux.ibm.com>, <mjrosato@linux.ibm.com>, <wens@csie.org>, <jernej.skrabec@gmail.com>, <samuel@sholland.org>, <thierry.reding@gmail.com>, <jonathanh@nvidia.com>, <iommu@lists.linux.dev>, <linux-kernel@vger.kernel.org>, <asahi@lists.linux.dev>, <linux-arm-kernel@lists.infradead.org>, <linux-arm-msm@vger.kernel.org>, <linux-mediatek@lists.infradead.org>, <linux-riscv@lists.infradead.org>, <linux-rockchip@lists.infradead.org>, <linux-s390@vger.kernel.org>, <linux-sunxi@lists.linux.dev>, <linux-tegra@vger.kernel.org>, <virtualization@lists.linux.dev>, <patches@lists.linux.dev> Subject: [PATCH v1 01/20] iommu: Lock group->mutex in iommu_deferred_attach() Date: Sun, 12 Oct 2025 17:04:58 -0700 Message-ID: <f371aeacc81b069f5279fa0e2e8f58afc3902c35.1760312725.git.nicolinc@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <cover.1760312725.git.nicolinc@nvidia.com> References: <cover.1760312725.git.nicolinc@nvidia.com> Precedence: bulk X-Mailing-List: asahi@lists.linux.dev List-Id: <asahi.lists.linux.dev> List-Subscribe: <mailto:asahi+subscribe@lists.linux.dev> List-Unsubscribe: <mailto:asahi+unsubscribe@lists.linux.dev> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE3C:EE_|IA1PR12MB6556:EE_ X-MS-Office365-Filtering-Correlation-Id: 3b9185ca-84aa-4a27-39a7-08de09ec478c X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|7416014|376014|36860700013|1800799024; X-Microsoft-Antispam-Message-Info: vN3bJGBS3zeTYl+olBOIhGmJi9yfUmB5qaGsuPfMuTZcVgfm9sMXo4I9LaSKsks4M6VCj1HGRubXgmBby7Oy4AfKFJQFTiOWV4YaOyivXdix80OUCRSDxxtHTmuHxXuOwdHJ/4kcATM5F8fhqE1kEL0CsVW3XaQOw/MSQu/m0wO1k8FEvLqDIvhzfpHb7I9zCExaV+tXWI4owUFCPcelqTHsMe48heLBGzuMj+fQh3COrABywARBbq2j6AA43s/VStsUm0VFhgSHj26/SQP/eyjI+2Y4BbZbK1WTxbFYviFKW1kTXM6RBCGPGZvVevcXHTPpZdVOGRL6HVg9lEqWBdTuRMV//6b2HW6+HzpeMuCtfF0dO2b+0jlRcaZ9moNN5cI1ozl3ZRnAh+p/1n6BCcypVy2lzBcKtrDOiyDSkQLaJStjJwDDW/2N1HwtS+Z8xodQRASMoqVSc8HlD6zvPF5JyeEjmnncaFOtHTjHf/jkDi9bErnB46sfFJfoWVNtLwSbY/u4mgezT2a+KyY3zx0kSPzouDPr19c+7jEET9bpMDizfEsFKVn8RAUw1sIHqrZETZNaxlqYVAUOus/aAJyXGqN4jnJZoPNmi0Af17IbKq8XG5LP0/Fyv0WB8iqve/BfHjBSa5/1RgS55vvZ+oHI7umtXQKLRhdlJDK0Go2nlXbnJAKn1T3ZoCP2AsQ0Wny1X+VQOIBszYMbeJSRD+Q6vbnY/o+b2T/3MDF+4Rn5HRme5WUAK5ncYfqMKLa7L+AVdqShgkI7LgZX5avVFT3Sxt0d62xFczMaXVP7dz23GZRnnnVlnDwwLB3Tu5fWx10ZSEbj2pQRB6w7nzFPPbZd3300VjFW4dWFk1bFj1BSYlzIBNVZTqGujdxJO6bpmXuEYwO34sSSMFZcTeEik0uektpquzTTrVLPEuFARDYMtxpUIDZOHF7h7EN1RJIVIykmYfLTJ35o0Q+TQbjm8EzoAulv/J51Rmh7H1EvMeVjayIgnzGThJmoBj75h8mLzaj+s8cD+jmoqYZpxixItS7dPVYw4RrSnw9BEmgCbGX8Xz9UY56OCh/4kh1ENnSqCKgqOrr6ejq27/KhybZl/2dxTujSkYlKIZYwdtfwGdeNfhXAXT9sCsxifs6G28tf0KcU74YFe9bIQvmVwZNwzkpRugVIspzI+1RnzZS8tu2xHMSObha5t/NNV+gEms/VIn/yMxlS1rI0BlPaXDIT+WR4Zw1HhVTdGbkK1pzBTpEpw0zvgPNSu3pp1sR4YL7vW0pqbUXwtKWeiLCU6Af9EXrfT1y8PgF8LInn0pp/26EKYigrnCDWdS54xgkxTu4vkCOPzxheg3HxlsOOuOpaSmSfnmbpDPI7QNzG0UApKNReF3KH26hTZPomfRK4fky7K7zXUoVCSt32TKLGVfoc85lx611b94E05ExA8uNtvAD8aCcYWFKr7oPWxce82x5YCAJSzAyUk3nq08iZ/8+nnMGEBPRihB0Owwj9seGqWiHVU/VyE/SMcTUt8OlX/dH7RhoLL5YPpHnGUjQfz1/GJU1y/u7ZM+LPpy0beowxg6g= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(7416014)(376014)(36860700013)(1800799024);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Oct 2025 00:05:54.9746 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3b9185ca-84aa-4a27-39a7-08de09ec478c X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE3C.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB6556 Status: O |
| Series |
iommu: Introduce and roll out test_dev domain op
|
|
Commit Message
Nicolin Chen
Oct. 13, 2025, 12:04 a.m. UTC
The iommu_deferred_attach() function invokes __iommu_attach_device() while not holding the group->mutex, like other __iommu_attach_device() callers. Though there is no pratical bug being triggered so far, it would be better to apply the same locking to this __iommu_attach_device(), since the IOMMU drivers nowaday are more aware of the group->mutex -- some of them use the iommu_group_mutex_assert() function that could be potentially in the path of an attach_dev callback function invoked by the __iommu_attach_device(). The iommu_deferred_attach() will soon need to invoke a new domain op that must be locked with __iommu_attach_device under group->mutex. So, grab the mutex to guard __iommu_attach_device() like other callers. Reviewed-by: Jason Gunthorpe <jgg@nvidia.com> Reviewed-by: Kevin Tian <kevin.tian@intel.com> Signed-off-by: Nicolin Chen <nicolinc@nvidia.com> --- drivers/iommu/iommu.c | 13 ++++++++++--- 1 file changed, 10 insertions(+), 3 deletions(-)
diff --git a/drivers/iommu/iommu.c b/drivers/iommu/iommu.c index 2ca990dfbb884..170e522b5bda4 100644 --- a/drivers/iommu/iommu.c +++ b/drivers/iommu/iommu.c @@ -2185,10 +2185,17 @@ EXPORT_SYMBOL_GPL(iommu_attach_device); int iommu_deferred_attach(struct device *dev, struct iommu_domain *domain) { - if (dev->iommu && dev->iommu->attach_deferred) - return __iommu_attach_device(domain, dev, NULL); + /* + * This is called on the dma mapping fast path so avoid locking. This is + * racy, but we have an expectation that the driver will setup its DMAs + * inside probe while being single threaded to avoid racing. + */ + if (!dev->iommu || !dev->iommu->attach_deferred) + return 0; - return 0; + guard(mutex)(&dev->iommu_group->mutex); + + return __iommu_attach_device(domain, dev, NULL); } void iommu_detach_device(struct iommu_domain *domain, struct device *dev)